

Software Diversity vs Side Channels

Stefan Brunthaler

S P E C T R E

•

C O D E

•


B U M

Security, privacy &
Performance
Enhancing
Compilation
Techniques
Research lab

National Cyber
Defense
Research
Institute


Bundeswehr
University
Munich

SOFTWARE MONOCULTURE



All users run the same binary
(incl. attackers)


SOFTWARE MONOCULTURE




All users run the same binary
(incl. attackers)

Fundamental unfair advantage
& huge economies of scale


WHAT IS SOFTWARE DIVERSITY?




SIDE CHANNELS 101



SIDE CHANNELS 101



SIDE CHANNELS 101




DYNAMIC DIVERSITY

IDEA:

1. replicate program n times

DYNAMIC DIVERSITY – REPLICATE CODE




DYNAMIC DIVERSITY

IDEA:

1. replicate program n times
2. diversify code blocks
 - basic blocks
 - functions

DYNAMIC DIVERSITY – DIVERSIFY CODE




DYNAMIC DIVERSITY



IDEA:

1. replicate program n times
2. diversify code blocks
 - basic blocks
 - functions
3. randomize control-flow



DYNAMIC DIVERSITY – RANDOMIZE CF





DYNAMIC DIVERSITY EFFECT ON TIMING





DYNAMIC DIVERSITY EFFECT ON TIMING





DYNAMIC DIVERSITY EFFECT ON TIMING




DYNAMIC DIVERSITY EFFECT ON TIMING




DYNAMIC DIVERSITY EFFECT ON TIMING




SIDE CHANNELS 101



SIDE CHANNELS 101



SIDE CHANNELS 101



SW DIVERSITY VS TRADITIONAL SIDE CHANNELS

- general approach
- supports many side channels
 - acoustic
 - thermal
 - power

...Spectre, anyone?!?!

SPECTRE: CONDITIONAL BRANCH MIS_PREDICTION

$a_1 \dots \text{array } N_1$

$a_2 \dots \text{array } N_2$

\vdots

if ($i < N_1$)

$y = a_2[a_1[i] * 256]$

SPECTRE: CONDITIONAL BRANCH MIS_PREDICTION

a_1 ... array N_1

a_2 ... array N_2

\vdots
if ($i < N_1$)
 $y = a_2[a_1[i] * 256]$

not "executed during
speculative
execution"

$\Rightarrow i$ can be
out-of-bounds
(i.e., $i \geq N_1$)

SPECTRE: CONDITIONAL BRANCH MISPREDICTION

a_1 ... array N_1

a_2 ... array N_2

\vdots
if ($i < N_1$)
 $y = a_2[a_1[i] * 256]$

not "executed during
speculative
execution"

$\Rightarrow i$ can be
out-of-bounds
(i.e., $i \geq N_1$)

Q: Can we "force" execution of the bounds check?

SPECTRE: CONDITIONAL BRANCH MIS_PREDICTION

a_1 ... array N_1

a_2 ... array N_2

\vdots

if ($i < N_1$)

$y = a_2[a_1[i] * 256]$

OBSERVATION RE SPECULATION.

- all instructions will be executed

- branches temporarily "skipped" over

\Rightarrow bounds check needs to be a non-conditional instruction

SPECTRE: CONDITIONAL BRANCH MISPREDICTION

a_1 ... array N_1

a_2 ... array N_2

\vdots

if ($i < N_1$)

$i = i \% N_1$

$y = a_2 [\underbrace{a_1[i]} * 256]$

\Rightarrow cannot read out-of-bounds
any more

SPECTRE: CONDITIONAL BRANCH MIS_PREDICTION

a_1 ... array N_1

a_2 ... array N_2

\vdots

if ($i < N_1$)

$i = i \% N_1$

$y = a_2 [\underbrace{a_1[i]} * 256]$

\Rightarrow cannot read out-of-bounds
any more

HINTS / QUESTIONS:

- may not work for all C programs in general
- easy to incorporate into a compiler

SPECTRE: CONDITIONAL BRANCH MIS_PREDICTION

- if % is expensive (cf. example from Chris)

```
for (int i = 0; i < 10; i++) {  
    x = a[i % 10]  
    :  
}
```

(i) round to nearest power of 2

⇒ (ii) do "postfix" loop unrolling

```
for (i = 0; i < 8; i++) {  
    x = a[i % 8];  
    ...  
}  
x = a[8]; ...  
x = a[9]; ...
```

SPECTRE: BRANCH TARGET POISONING

hazard case: interpreter instruction dispatch with threaded code

opcode_table[256];

LOAD_FAST:

x = locals[arg];

PUSH(x),

goto *opcode_table[ip++];



movq rax, opcode_table[ip++]

jmpq *rax

can now jump to any of the
256 addresses stored in opcode_table

SPECTRE: BRANCH TARGET POISONING

jump of $*rax$... rip instr. pointer register

in Branch Target Table there is a record of
potential target addresses l_i indexed per rip
location / value.

$$BTT[rip] = \{l_0, \dots, l_n\}$$

SPECTRE: BRANCH TARGET POISONING

jump of $*rax$... rip instr. pointer register

in Branch Target Table there is a record of potential target addresses l_i indexed per rip location / value.

$$BTT[rip] = \{l_0, \dots, l_n\}$$

cannot hold all rip values and not all locations l_i

→ similar indexing "optimization" as with cache-associative sets (lost 12 bits as index)

SPECTRE: BRANCH TARGET POISONING

jump of $*rax$... rip instr. pointer register


$$BTT[rip] = \{l_0, \dots, l_n\}$$

KEY IDEA:

overwrite all BTT entries
with a target address l_a that an
attacker chooses and divert execution
to that location


SPECTRE: BRANCH TARGET POISONING

specific attack scenario:



SPECTRE: BRANCH TARGET POISONING

attack scenario:



SPECTRE: BRANCH TARGET POISONING

jump of $*rax$... rip instr. pointer register

$$BTT[rip] = \{l_0, \dots, l_n\}$$

1. create program with an indirect branch instruction that "masks" the target ind. branch instruction's rip (i.e., lower 12 bits are equal)
2. repeatedly branch to maliciously chosen location l_q (i.e., $BTT[rip] = \{l_q, \dots, l_q\}$)
3. wait

SPECTRE: BRANCH TARGET POISONING

jump of $*rax$... rip instr. pointer register

$$BTT[rip] = \{l_0, \dots, l_n\}$$

1. create program with an indirect branch instruction that "masks" the target ind. branch instruction's rip (i.e., lower 12 bits are equal)
2. repeatedly branch to maliciously chosen location l_q (i.e., $BTT[rip] = \{l_q, \dots, l_q\}$)
3. wait Q: Why does this attack work?

SPECTRE: BRANCH TARGET POISONING

jump of $*rax$... rip instr. pointer register

$$BTT[rip] = \{l_0, \dots, l_n\}$$

1. create program with an indirect branch instruction that "masks" the target ind. branch instruction's rip (i.e., lower 12 bits are equal)
2. repeatedly branch to maliciously chosen location l_q (i.e., $BTT[rip] = \{l_q, \dots, l_q\}$)
3. wait Q: Why does this attack work?

SPECTRE: BRANCH TARGET POISONING

jump of $*rax$... rip instr. pointer register

$$BTT[rip] = \{l_0, \dots, l_n\}$$


1. create program with an indirect branch instruction that "masks" the target ind. branch instruction's rip (i.e., lower 12 bits are equal)

\Rightarrow attacker needs to have precise a priori knowledge of rip value, surgical attack

Q: Why does this attack work?


SPECTRE: BRANCH TARGET POISONING

attack scenario:



SPECTRE: BRANCH TARGET POISONING

attack scenario:



SUMMARY

- probabilistic protection
- not exclusive
 - mutually beneficial with other defenses
- free & immediate protection
- compatible with basically all software techniques (incl. JIT compilers)
- scales to complex real-world software (browsers)
- does not require precise static analysis information
- no formal guarantees, yet
 - need certification in safety-critical contexts

