

Siddhartha Edara

sedara@utexas.edu | <https://github.com/SEDARA0218/>

EDUCATION

B.S. in Computer Engineering, University of Wisconsin - Madison

Dec 2020

Relevant Coursework: Operating Systems, Algorithms & Data Structures, Digital Synthesis & Design, Computer Architecture, Microprocessor Systems, Mobile Computing, Computer Networks, Parallel & Throughput Programming, Probability, CS Education

GPA: 3.939

M.S. in Computer Science (Online), University of Texas - Austin

May 2024 (Expected)

Relevant Coursework: Deep Learning, Parallel Systems, Reinforcement Learning, Advanced Linear Algebra, SIMPL, Automated Logical Reasoning

GPA: 3.776

PROFESSIONAL EXPERIENCE

Apple

Austin, TX

SOC Design Verification Engineer

Feb 2021 - Jun 2022

- Collaborated with the design team on attribute design for internal chipsets.
- Verified attributes through UVM test benches per chipset and utilized internal software for code and functional coverage.
- Initiated and created a flow for automating the initial analysis and categorization of design errors, intended to automate approximately 2-4 hrs of work per engineer every week.

Amazon

Remote

SDE Intern

May 2020 - Aug 2020

- Worked in AFT and helped my team compare metrics between delivery models for efficient delivery systems.
- Utilized different AWS Services and created an ECS Service to provide the team a service to visualize comparison metrics.

Qualcomm

San Diego, CA

Interim Engineering Intern

May 2019 - Aug 2019

- Worked with the Camera Kernel team on updating alerts between services in the kernel codebase.
- Worked with Camera Presil Team for creating and simulating camera test cases prior to fabrication.

Qualcomm

San Diego, CA

Interim Engineering Intern

May 2018 - Aug 2018

- Worked with the Camera Test Team for improving test conditions by writing multiple API's for controlling serial devices, Phillips Hue Lights, and other internal devices.
- Wrote unit tests for a Video Quality Post Processor.
- Worked on creating an Object Classification Model using a fine-tuned vgg16 model.

ADDITIONAL SKILLS

Programming Languages

- Proficient: Java, C/C++, Verilog, SystemVerilog
- Familiar: Python, Matlab

Tools

- Data Science: Pytorch, Keras, Numpy
- Development: Git, ModelSim, Vim, Quartus (FPGA Dev), IntelliJ, Android Development
- Academic: Zotero

PROJECTS

Autonomous Image-Based Agent for a Real-time Hockey Game

Andre Duong, **Siddhartha Edara**, Jennifer Hsu, Henry Zhong

Dec 2021

[Technical Report](#)

An Analysis of Autonomous Vehicle Security Attacks and Effective Countermeasures

Hashim Aljarrash, Will Beal, Nick Colloton, **Siddhartha Edara**

Dec 2020

[Technical Report](#)

Synthesis of 5 Stage Pipelined CPU with 2-way set associative cache written in Verilog

Siddhartha Edara, Omar Kurosu Jalil

May 2019

[Writeup](#)

Using Keras to implement an automatic Camera Autofocus feature

Siddhartha Edara

Aug 2018

[Blog Post](#) & [Code](#)

Implementation and Comparison of Prime Calculators

Siddhartha Edara

Dec 2017

[Code & Writeup](#)