

Fair Switch Arbiter

Implement the FSA proposed by:

A Low-Latency Fair-Arbiter Architecture for Network-on-Chip Switches,

Luo, J.; Wu, W.; Xing, Q.; Xue, M.; Yu, F.; Ma, Z, 2022

FSA is a step from **Switch Arbiter(SA)** proposed by:

Round-robin Arbiter Design and Generation


E, Shin, V, Mooney III and G, Riley, 2010

Background

VOQ: $N \times N$

(N input \times N output)


N arbiter (N output ports)



Switch Arbiter


Tree based structure

Reduces to $O(\log_4 N)$



SA - Unfair

1. Assume all request access to output port 1. $1 > 2 > 3 > 0$
2. Round 1: input 1 wins: 2,3,0,1
3. Round 2: 2 absent -> input 3 wins
3,0,2,1
4. Round 3: input 3 wins again



FSA - lock

$$lock = g_0 + g_1 \overline{r_0} + g_2 \overline{r_1} \cdot \overline{r_0} + g_3 \overline{r_2} \cdot \overline{r_1} \cdot \overline{r_0}$$



$$up_req = \overline{lock}' \cdot any_req$$

all lower priority have been served or absent

Every input of leaf nodes should be serviced once before the priority vector of the higher-level node is updated.

Fairness Under non-uniform inputs

Leaf node



SA to FSA

1. Add Lock logic at leaf node - achieve absolute fairness
2. achieve lower latency and less area in the upper nodes

Putting all together forms an optimized Round-robin like arbiter (iSLIP)

Design and Analysis of High-Speed Parallel Prefix Adder for Digital Circuit Design Applications, G. Thakur, H. Sohal and S. Jain, 2020

