GARUDA 2.0

Sage Sefton
ss557415@ohio.edu
Ohio University

Avinash Karanth
karanth@ohio.edu
Ohio University

2020
Spring

$$
\begin{array}{llll}
\text{Instruction Fields} & f_i & ::= & f_{i_1} \mid \cdots \mid f_{i_k} \\
\text{Result Fields} & f_r & ::= & f_{r_1} \mid \cdots \mid f_{r_k} \\
\text{Fields} & f & ::= & f_i \mid f_r \\
\text{Instructions} & i & ::= & \{f_{i_1} = v_{i_1}, \; \ldots \; , \; f_{i_k} = v_{i_k}\} \\
\text{Results} & r & ::= & \{f_{r_1} = v_{r_1}, \; \ldots \; , \; f_{r_k} = v_{r_k}\} \\
\text{Obfuscation Fxn} & ob & ::= & fxn(f_i) \mid fxn(f_o)
\end{array}
$$

Figure 1: Definitions in GARUDA 2.0.

1   Background

GARUDA was a system that operated on a two stream model of the "user" or program, and that which executed the instructions. GARUDA 2.0, we extend, or refine based on the point of view, this model to operate between the Execution (EXE) and Memory (MEM) stages of the pipeline. We assume a monitor theory shown by the graphic Fig **??**. The monitor appears to operate on a single stream, but the two hanging connections can be considered the two streams of the former model.

The most obvious change we need to make is to enable encryption and decryption of the EffAddr. Our attack vector focuses on a trojan targeting the state register between the EXE and MEM stages. They could cache these addresses and try to access that memory later, or they may try to use them as a side channel. Either way, allowing an adversary to track our memory accesses is clearly problematic. However, when we refer to "encryption", we really mean some reversible obfuscation function. We employ the proof assistant, Coq, to prove the EN and DE blocks are exact inverses. GARUDA is written in Coq for exactly this reason, so requiring a proof that $\forall P, DE(ENP) = P$ should be sufficient.

2   The Implementation of GARUDA 2.0

2.1   Syntax

2.1.1   Definitions

2.1.2   Syntax of Predicates

2.1.3   Syntax of Policies

$$
\begin{array}{rcll}
\text{Predicates} \quad a,b \quad ::= & 0 & \textit{False} \\
& | \quad 1 & \textit{Identity} \\
& | \quad f = n & \textit{Test} \\
& | \quad a + b & \textit{Sum} \\
& | \quad a \cdot b & \textit{Product} \\
& | \quad \neg\, a & \textit{Negation}
\end{array}
$$

Figure 2: TODO

$$
\begin{array}{rcll}
\text{Policies} \quad p,q \quad ::= & \mathbf{test}(a) & \textit{Test} \\
& | \quad obf(fxn(f_i), fxn(f_o)) & \textit{Obfuscate} \\
& | \quad inj_{eo} & \textit{Injection Execution Output} \\
& | \quad inj_{mi} & \textit{Injection Memory Input} \\
& | \quad f \leftarrow n & \textit{Update} \\
& | \quad p + q & \textit{Choice} \\
& | \quad p \cdot q & \textit{Sequential Concatenation}
\end{array}
$$

Figure 3: TODO

$$\llbracket \cdot \rrbracket \; : \; \mathbf{Stream}(I) \times \mathbf{Stream}(R) \rightarrow$$
$$P(\mathbf{Stream}(I)) \times P(\mathbf{Stream}(R))$$

$$\llbracket 0 \rrbracket(-,-) \triangleq (\varnothing, \varnothing)$$
$$\llbracket 1 \rrbracket(is, rs) \triangleq (\{is\}, \{rs\})$$
$$\llbracket f = n \rrbracket(is, rs) \triangleq (\mathsf{filter}\ (f = n)\ \{is\},\ \mathsf{filter}\ (f = n)\ \{rs\})$$
$$\llbracket a + b \rrbracket(is, rs) \triangleq \llbracket a \rrbracket(is, rs) \cup \llbracket b \rrbracket(is, rs)$$
$$\mathsf{where}\ (S_i^1, S_r^1) \cup (S_i^2, S_r^2) \triangleq (S_i^1 \cup S_i^2, S_r^1 \cup S_r^2)$$
$$\llbracket a \cdot b \rrbracket(is, rs) \triangleq \llbracket a \rrbracket(is, rs) \cap \llbracket b \rrbracket(is, rs)$$
$$\mathsf{where}\ (S_i^1, S_r^1) \cap (S_i^2, S_r^2) \triangleq (S_i^1 \cap S_i^2, S_r^1 \cap S_r^2)$$
$$\llbracket \neg a \rrbracket(is, rs) \triangleq \mathsf{let}\ (S_i, S_r) = \llbracket a \rrbracket(is, rs)$$
$$\mathsf{in}\ (\{is\} - S_i, \{rs\} - S_r)$$

Figure 4: The semantics of predicates in GARUDA 2.0.

2.2   Semantics

2.2.1   Semantics of Predicates

2.2.2   Semantics of Policies

$$\llbracket inj_i(i) \rrbracket(is, rs) \triangleq (\{i : is\}, \{rs\})$$

$$\llbracket inj_r(r) \rrbracket(is, rs) \triangleq (\{is\}, \{r : rs\})$$

$$\llbracket f \leftarrow n \rrbracket(is, rs) \triangleq (\mathsf{map}\ (f \leftarrow n)\ \{is\},\ \mathsf{map}\ (f \leftarrow n)\ \{rs\})$$

$$\llbracket p + q \rrbracket(is, rs) \triangleq \llbracket p \rrbracket(is, rs) \cup \llbracket q \rrbracket(is, rs)$$

$$\mathsf{where}\ (S_i^1, S_r^1) \cup (S_i^2, S_r^2) \triangleq (S_i^1 \cup S_i^2, S_r^1 \cup S_r^2)$$

$$\llbracket p \cdot q \rrbracket(is, rs) \triangleq \mathsf{let}\ (S_i, S_r) = \llbracket p \rrbracket(is, rs)$$

$$\mathsf{in}\ \bigcup \{\llbracket q \rrbracket(is', rs') \mid is' \in S_i, rs' \in S_r\}$$

$$\llbracket \mathsf{filter}\ f \rrbracket(S) \triangleq \{l \in S \mid f(l) = \mathsf{true}\}$$

$$\llbracket \mathsf{map}\ g \rrbracket(S) \triangleq \{g(l) \mid l \in S\}$$

Figure 5: The semantics of policies in GARUDA 2.0.

3   Intermediate Syntax

Values v ::=   INSTR | RES
Registers b ::=   reg

Expressions e ::= $read(b)$ *Read Reg*
              | $write(b, v)$ *Write Value to Reg*
              | $let\ x = e_1\ in\ e_2$ *Assignment*
              | $e_1 \parallel e_2$ *Parallel*
              | $f(e_1)$ *Apply Function*
              | $if\ v = n\ then\ e_1\ else\ e_2$ *Conditional*
              | $e_1\ \&\&\ e_2$ *Product (AND)*
              | $e_1; e_2$ *Concatination*
              | $forever\ e$ *Hardwire*

4   Intermediate Semantics

Assume all $\mathbf{C}$ is short for $\mathbf{C}_{(i_{in}, i_{out}, r_{in}, r_{out})}$ if unspecified.

$$
\begin{aligned}
\mathbf{C}[0] &= let\ i\_bog = \text{new buf} \\
&\quad\quad\quad r\_bog = \text{new buf} \\
&\quad in\ write(i_{out}, i\_bog) \\
&\quad\quad write(r_{out}, r\_bog) \\
\mathbf{C}[1] &= write(i_{out}, read(i_{in})) \\
&\quad write(r_{out}, read(r_{in})) \\
\mathbf{C}[f = n] &= if\ i_{in} = n\ then \\
&\quad\quad write(i_{out}, read(i_{in})) \\
&\quad\quad else\ \mathbf{C}_{(i_{in}, i_{out}, -, -)}[0] \\
&\quad if\ r_{in} = n\ then \\
&\quad\quad write(r_{out}, read(r_{in})) \\
&\quad\quad else\ \mathbf{C}_{(-, -, r_{in}, r_{out})}[0]
\end{aligned}
$$

$$
\begin{aligned}
\mathbf{C}[\mathsf{test}(a+b)] \;&=\; let\ e_{aii}, e_{ari}, e_{bii}, e_{bri} = \text{new buf}\ in \\
&\qquad DeMux(i_{in}, e_{aii}, e_{bii}) \;||\; DeMux(r_{in}, e_{ari}, e_{bri}) \\
&\qquad let\ e_a = \mathbf{C}_{(e_{aii}, e_{aio}, e_{ari}, e_{aro})}[a] \\
&\qquad\quad\ e_b = \mathbf{C}_{(e_{bii}, e_{bio}, e_{bri}, e_{bro})}[b] \\
&\qquad in\ Mux(e_a\ \ e_b, (i_{out}, r_{out})) \\[4pt]
\mathbf{C}[\mathsf{test}(a\cdot b)] \;&=\; \mathbf{C}[\mathsf{test}(a)\cdot\mathsf{test}(b)] \\[4pt]
\mathbf{C}[\neg a] \;&=\; if\ \neg a\ then \\
&\qquad write(i_{out}, read(i_{in})) \\
&\qquad write(r_{out}, read(r_{in})) \\
&\qquad else\ \mathbf{C}[0] \\[4pt]
\mathbf{C}[act(p)] \;&=\; let\ r\_bog_i = \text{new buf} \\
&\qquad r\_bog_o = \text{new buf} \\
&\qquad in\ e_p = \mathbf{C}_{(i_{in}, i_{out}, r\_bog_i, r\_bog_o)}[p] \\
&\qquad e_p \;||\; write(r_{out}, read(r_{in})) \\[4pt]
\mathbf{C}[res(p)] \;&=\; let\ i\_bog_i = \text{new buf} \\
&\qquad i\_bog_o = \text{new buf} \\
&\qquad in\ e_p = \mathbf{C}_{(i\_bog_i, i\_bog_o, r_{in}, r_{out})}[p] \\
&\qquad e_p \;||\; write(i_{out}, read(i_{in})) \\[4pt]
\mathbf{C}[inj_i V] \;&=\; write(i_{out}, V) \\[2pt]
\mathbf{C}[inj_r V] \;&=\; write(r_{out}, V) \\[2pt]
\mathbf{C}[f \leftarrow n] \;&=\; let\ i' = f(read(i_{in})) \\
&\qquad r' = f(read(r_{in})) \\
&\qquad in\ write(i_{out}, i') \\
&\qquad\quad write(r_{out}, r') \\[4pt]
\mathbf{C}[p+q] \;&=\; let\ e_p = \mathbf{C}[p] \\
&\qquad e_q = \mathbf{C}[q] \\
&\qquad in\ Mux(e_p, e_q, (i_{out}, r_{out})) \\[4pt]
\mathbf{C}[p\cdot q] \;&=\; let\ i_{mid} = \text{new buf} \\
&\qquad r_{mid} = \text{new buf} \\
&\qquad e_p = \mathbf{C}_{(i_{in}, i_{mid}, r_{in}, r_{mid})}[p] \\
&\qquad e_q = \mathbf{C}_{(i_{mid}, i_{out}, r_{mid}, r_{out})}[q] \\
&\qquad in\ e_p\ ;\ e_q
\end{aligned}
$$

8

5   Applications of GARUDA 2.0

5.1   Standard Taint

In the previous version of GARUDA, taint was implemented by tagging the most significant bit of a register. This caused no hardware overhead to maintain in the pipeline, but imposed an obvious bit-resolution hindrance. In GARUDA 2.0, the definition of such a policy is identical, but the compilation is different.

We assume a MIPS-like architecture for this example. The op codes of any given instruction are no more than 3; IN_1, IN_2, and OUT We denote these as RS, RT, and RD.

Let's suppose you want your taint to propogate on the inputs of any arithmetic instructions. Additionally, you prohibit any tainted instructions or addresses from accessing memory. In GARUDA 2.0, we can define this as follows. Please note that ALU can further be expanded to specific types of ALU instructions

$$
\begin{aligned}
\textit{Instruction Fields } f_i \quad &::= \quad \text{Taint}_{\text{RS}}, \text{Taint}_{\text{RT}}, \text{Taint}_{\text{RD}}, \text{OP} \\
\text{OP} \quad &::= \quad \text{MEM}_{\text{READ}} \mid \text{MEM}_{\text{WRITE}} \mid \text{ALU} \mid \cdots \\
\textit{Result Fields } f_r \quad &::= \quad (*\text{empty}*) \\[6pt]
\text{Arith} \quad &\triangleq \quad \text{OP} = \text{ALU} \\
\text{Read} \quad &\triangleq \quad \text{OP} = \text{MEM}_{\text{READ}} \\
\text{Write} \quad &\triangleq \quad \text{OP} = \text{MEM}_{\text{WRITE}} \\
\text{AnyMem} \quad &\triangleq \quad \text{Read} + \text{Write} \\[6pt]
\text{TaintedInstr} \quad &\triangleq \quad (\text{Taint}_{\text{RS}} = \text{TRUE}) + (\text{Taint}_{\text{RT}} = \text{TRUE}) \\
\text{TaintRes} \quad &\triangleq \quad \text{Taint}_{\text{RD}} \leftarrow \text{TRUE} \\[6pt]
\text{PropTaintALU} \quad &\triangleq \quad act(\text{Arith} \cdot \text{TaintedInstr} \cdot \text{TaintRes}) \\
&\qquad + act(\text{Arith} \cdot \neg\text{TaintedInstr}) \\
\text{NoTaintMem} \quad &\triangleq \quad act(\text{AnyMem} \cdot \neg\text{TaintedInstr}) \\
\text{SecureMem} \quad &\triangleq \quad \text{PropTaintALU} + \text{NoTaintMem} \\
&\qquad + act(\neg(\text{Arith} + \text{AnyMem}))
\end{aligned}
$$

5.2   Speculative Taint

[1]

$$
\begin{aligned}
\textit{Instruction Fields } f_i \quad &::= \quad \mathsf{Taint_{RS}, Taint_{RT}, Taint_{RD}, OP} \\
\mathsf{OP} \quad &::= \quad \mathsf{MEM_{READ} \mid MEM_{WRITE} \mid ALU \mid} \cdots \\
\textit{Result Fields } f_r \quad &::= \quad (*\mathsf{empty}*)
\end{aligned}
$$

$$
\begin{aligned}
\mathsf{Arith} \quad &\triangleq \quad \mathsf{OP = ALU} \\
\mathsf{Read} \quad &\triangleq \quad \mathsf{OP = MEM_{READ}} \\
\mathsf{Write} \quad &\triangleq \quad \mathsf{OP = MEM_{WRITE}} \\
\mathsf{AnyMem} \quad &\triangleq \quad \mathsf{Read + Write}
\end{aligned}
$$

$$
\begin{aligned}
\mathsf{TaintedInstr} \quad &\triangleq \quad (\mathsf{Taint_{RS} = TRUE}) + (\mathsf{Taint_{RT} = TRUE}) \\
\mathsf{TaintRes} \quad &\triangleq \quad \mathsf{Taint_{RD} \leftarrow TRUE}
\end{aligned}
$$

$$
\begin{aligned}
\mathsf{PropTaintALU} \quad &\triangleq \quad act(\mathsf{Arith \cdot TaintedInstr \cdot TaintRes}) \\
&\qquad + act(\mathsf{Arith \cdot \neg TaintedInstr}) \\
\mathsf{NoTaintMem} \quad &\triangleq \quad act(\mathsf{AnyMem \cdot \neg TaintedInstr}) \\
\mathsf{SecureMem} \quad &\triangleq \quad \mathsf{PropTaintALU + NoTaintMem} \\
&\qquad + act(\neg(\mathsf{Arith + AnyMem}))
\end{aligned}
$$

References

[1] Jiyong Yu, Mengjia Yan, Artem Khyzha, Adam Morrison, Josep Torrellas, and Christopher W Fletcher. Speculative taint tracking (stt) a comprehensive protection for speculatively accessed data. In *Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture*, pages 954–968, 2019.