EECS 570 Lecture 6 Synchronization II

Winter 2019

Prof. Thomas Wenisch

http://www.eecs.umich.edu/courses/eecs570/

Slides developed in part by Profs. Adve, Falsafi, Hill, Lebeck, Martin, Narayanasamy, Nowatzyk, Reinhardt, Roth, Smith, Singh, and Wenisch. Some slides derived from Herlihy & Shavit "The Art of Multiprocessor Programming" used under http://creativecommons.org/licenses/by-sa/3.0/



Announcements

Project Proposals due - 1/30

Programming Assignment 1 due Friday 2/8 11:59pm

• Upload zip in Canvas

Readings

For Today:

- Michael Scott. Shared-Memory Synchronization. Morgan & Claypool Synthesis Lectures on Computer Architecture (Ch. 1, 4.0-4.3.3, 5.0-5.2.5).
- Alain Kagi, Doug Burger, and Jim Goodman. Efficient Synchronization: Let Them Eat QOLB, Proc. 24th International Symposium on Computer Architecture (ISCA 24), June, 1997.

For Wednesday:


- Michael Scott. Shared-Memory Synchronization. Morgan & Claypool Synthesis Lectures on Computer Architecture (Ch. 8-8.3).
- M. Herlihy, Wait-Free Synchronization, ACM Trans. Program. Lang. Syst. 13(1): 124-149 (1991).

Execution Model

- Each thread block is executed by a single multiprocessor
 - Synchronized using shared memory
- Many thread blocks are assigned to a single multiprocessor
 - Executed concurrently in a time-sharing fashion
 - Keep GPU as busy as possible
- Running many threads in parallel can hide DRAM memory latency
 - ☐ Global memory access : 2~300 cycles

CUDA Device Memory Space Overview

- Each thread can:
 - R/W per-thread registers
 - R/W per-thread local memory
 - R/W per-block shared memory
 - R/W per-grid global memory
 - Read only per-grid constant memory
 - Read only per-grid texture memory
- The host can R/W global, constant, and texture memories



Example: Vector Addition Kernel

Courtesy NVIDIA

Example: Vector Addition Host Code

```
float* h A = (float*) malloc(N * sizeof(float));
float* h B = (float*) malloc(N * sizeof(float));
// ... initalize h A and h B
// allocate device memory
float* d A, d B, d C;
cudaMalloc( (void**) &d A, N * sizeof(float) );
cudaMalloc( (void**) &d B, N * sizeof(float) );
cudaMalloc( (void**) &d C, N * sizeof(float) );
// copy host memory to device
cudaMemcpy( d A, h A, N * sizeof(float),
           cudaMemcpyHostToDevice );
cudaMemcpy( d B, h B, N * sizeof(float),
           cudaMemcpyHostToDevice );
// execute the kernel on N/256 blocks of 256 threads each
vectorAdd<<< N/256, 256>>>( d_A, d_B, d_C);
```

CUDA-Strengths

- Easy to program (small learning curve)
- Success with several complex applications
 - At least 7X faster than CPU stand-alone implementations
- Allows us to read and write data at any location in the device memory
- More fast memory close to the processors (registers + shared memory)

CUDA-Limitations

- Some hardwired graphic components are hidden
- Better tools are needed
 - Profiling
 - Memory blocking and layout
 - Binary Translation
- Difficult to find optimal values for CUDA execution parameters
 - Number of thread per block
 - Dimension and orientation of blocks and grid
 - Use of on-chip memory resources including registers and shared memory

Synchronization

Synchronization objectives

- Low overhead
 - Synchronization can limit scalability (E.g., single-lock OS kernels)
- Correctness (and ease of programmability)
 - Synchronization failures are extremely difficult to debug
- Coordination of HW and SW
 - SW semantics must be tightly specified to prove correctness
 - HW can often improve efficiency

Synchronization Forms

- Mutual exclusion (critical sections)
 - Lock & Unlock
- Event Notification
 - Point-to-point (producer-consumer, flags)
 - □ I/O, interrupts, exceptions
- Barrier Synchronization
- Higher-level constructs
 - Queues, software pipelines, (virtual) time, counters
- Next lecture: optimistic concurrency control
 - Transactional Memory

Anatomy of a Synchronization Op

- Acquire Method
 - Way to obtain the lock or proceed past the barrier
- Waiting Algorithm
 - Spin (aka busy wait)
 - Waiting process repeatedly tests a location until it changes
 - Releasing process sets the location
 - Lower overhead, but wastes CPU resources
 - Can cause interconnect traffic
 - Block (aka suspend)
 - Waiting process is descheduled
 - High overhead, but frees CPU to do other things
 - ☐ Hybrids (e.g., spin, then block)
- Release Method
 - Way to allow other processes to proceed

HW/SW Implementation Trade-offs


- User wants high-level (ease of programming)
 - LOCK(lock_variable); UNLOCK(lock_variable)
 - BARRIER(barrier_variable, numprocs)
- SW advantages: flexibility, portability
- HW advantages: speed
- Design objectives:
 - Low latency
 - Low traffic
 - Low storage
 - Scalability ("wait-free"-ness)
 - Fairness

Challenges

- Same sync may have different behavior at different times
 - Lock accessed with low or high contention
 - Different performance needs: low latency vs. high throughput
 - Different algorithms best for each, need different primitives
- Multiprogramming can change sync behavior
 - Process scheduling or other resource interactions
 - May need algorithms that are worse in dedicated case
- Rich area of SW/HW interactions
 - Which primitives are available?
 - What communication patterns cost more/less?

Locks

Lock-based Mutual Exclusion



No contention:

Want low latency

Contention:

- Want low period
- Low traffic
- Fairness

How Not to Implement Locks

• LOCK

```
while (lock_variable == 1);
lock_variable = 1;
```

Context switch!

• UNLOCK

```
lock variable = 0;
```

Solution: Atomic Read-Modify-Write

```
Test&Set(r,x)

    r is register

    m[x] is memory location x

  {r=m[x]; m[x]=1;}
Fetch&Op(r1,r2,x,op)
  {r1=m[x]; m[x]=op(r1,r2);}
Swap(r,x)
  {temp=m[x]; m[x]=r; r=temp;}
Compare&Swap(r1,r2,x)
  {temp=r2; r2=m[x]; if r1==r2 then m[x]=temp;}
```

Implementing RMWs

- Bus-based systems:
 - □ Hold bus and issue load/store operations without any intervening accesses by other processors
- Scalable systems
 - Acquire exclusive ownership via cache coherence
 - Perform load/store operations without allowing external coherence requests

Load-Locked Store-Conditional

 Load-locked ☐ Issues a normal load... ...and sets a flag and address field Store-conditional Checks that flag is set and address matches... ...only then performs store Flag is cleared by Invalidation Cache eviction Context switch **lock**: while (1) { load-locked r1, lock variable if (r1 == 0) { mov r2 = 1if (SC r2, lock) break;

unlock:st lock_variable, #0

Test-and-Set Spin Lock (T&S)

Lock is "acquire", Unlock is "release"

```
• acquire(lock_ptr):
    while (true):
        // Perform "test-and-set"
        old = compare_and_swap(lock_ptr, UNLOCKED, LOCKED)
        if (old == UNLOCKED):
            break // lock acquired!
        // keep spinning, back to top of while loop

• release(lock_ptr):
        store[lock ptr] <- UNLOCKED</pre>
```

- Performance problem
 - CAS is both a read and write; spinning causes lots of invalidations

Test-and-Test-and-Set Spin Lock (TTS)

```
acquire(lock_ptr):
   while (true):
       // Perform "test"
       load [lock ptr] -> original value
       if (original value == UNLOCKED):
         // Perform "test-and-set"
           old = compare_and_swap(lock_ptr, UNLOCKED, LOCKED)
           if (old == UNLOCKED):
             break // lock acquired!
       // keep spinning, back to top of while loop
• release(lock ptr):
   store[lock ptr] <- UNLOCKED</pre>
```

Now "spinning" is read-only, on local cached copy

TTS Lock Performance Issues

Performance issues remain

- Every time the lock is released...
- ☐ All the processors load it, and likely try to CAS the block
- Causes a storm of coherence traffic, clogs things up badly

One solution: backoff

- Instead of spinning constantly, check less frequently
- Exponential backoff works well in practice

Another problem with spinning

- Processors can spin really fast, starve threads on the same core!
- Solution: x86 adds a "PAUSE" instruction
 - Tells processor to suspend the thread for a short time

• (Un)fairness

Ticket Locks

- To ensure fairness and reduce coherence storms
- Locks have two counters: next_ticket, now_serving
 - Deli counter
- acquire(lock ptr):
 - my_ticket = fetch_and_increment(lock_ptr->next_ticket)
 - my_ticket); // spin
- release(lock ptr):
 - lock_ptr->now_serving = lock_ptr->now_serving + 1
 - (Just a normal store, not an atomic operation, why?)
- Summary of operation
 - To "get in line" to acquire the lock, CAS on next_ticket
 - Spin on now_serving

Ticket Locks

Properties

- Less of a "thundering herd" coherence storm problem
 - To acquire, only need to read new value of now_serving
- No CAS on critical path of lock handoff
 - Just a non-atomic store
- ☐ FIFO order (fair)
 - Good, but only if the O.S. hasn't swapped out any threads!

Padding

- Allocate now_serving and next_ticket on different cache blocks
 - struct { int now_serving; char pad[60]; int next_ticket; } ...
- Two locations reduces interference

Proportional backoff

Estimate of wait time: (my_ticket - now_serving) * average hold time

Array-Based Queue Locks

- Why not give each waiter its own location to spin on?
 - Avoid coherence storms altogether!
- Idea: "slot" array of size N: "go ahead" or "must wait"
 - Initialize first slot to "go ahead", all others to "must wait"
 - Padded one slot per cache block,
 - ☐ Keep a "next slot" counter (similar to "next_ticket" counter)
- Acquire: "get in line"
 - my_slot = (atomic increment of "next slot" counter) mod N
 - Spin while slots[my_slot] contains "must_wait"
 - Reset slots[my_slot] to "must wait"
- Release: "unblock next in line"
 - Set slots[my_slot+1 mod N] to "go ahead"


Array-Based Queue Locks

- Variants: Anderson 1990, Graunke and Thakkar 1990
- Desirable properties
 - Threads spin on dedicated location
 - Just two coherence misses per handoff
 - Traffic independent of number of waiters
 - FIFO & fair (same as ticket lock)
- Undesirable properties
 - Higher uncontended overhead than a TTS lock
 - Storage O(N) for each lock
 - → 128 threads at 64B padding: 8KBs per lock!
 - What if N isn't known at start?
- List-based locks address the O(N) storage problem
 - Several variants of list-based locks: MCS 1991, CLH 1993/1994

List-Based Queue Lock (MCS)

```
    A "lock" is a pointer to a linked list node


  next node pointer
  boolean must wait
  Each thread has its own local pointer to a node "I"
acquire(lock):
   I->next = null;
   predecessor = fetch and store(lock, I)
   if predecessor != nil
                                      //some node holds lock
      I->must wait = true
      predecessor->next = I
                                     //predecessor must wake us
                                     //spin till lock is free
      repeat while I->must wait
release(lock):
                                     //no known successor
   if (I->next == null)
      if compare_and_swap(lock,I,nil) //make sure...
         return
                                   //CAS succeeded; lock freed
      repeat while I->next = nil //spin to learn successor
   I->next->must wait = false  //wake successor
```



```
• acquire(lock):
    I->next = null;
    pred = FAS(lock,I)
    if pred != nil
        I->must_wait = true
        pred->next = I
        repeat while I->must_wait
```

```
• release(lock):
   if (I->next == null)
      if CAS(lock,I,nil)
        return
      repeat while I->next == nil
I->next->must_wait = false
```


• t₁: Acquire(L)



```
• acquire(lock):
    I->next = null;
    pred = FAS(lock,I)
    if pred != nil
        I->must_wait = true
        pred->next = I
        repeat while I->must_wait
```

```
• release(lock):
   if (I->next == null)
      if CAS(lock,I,nil)
        return
   repeat while I->next == nil
I->next->must_wait = false
```


- t₁: Acquire(L)
- t₂: Acquire(L)



```
• acquire(lock):
    I->next = null;
    pred = FAS(lock,I)
    if pred != nil
        I->must_wait = true
        pred->next = I
        repeat while I->must_wait
```

```
• release(lock):
   if (I->next == null)
      if CAS(lock,I,nil)
        return
      repeat while I->next == nil
I->next->must_wait = false
```


- t₁: Acquire(L)
- t₂: Acquire(L)
- t₃: Acquire(L)



```
• acquire(lock):
    I->next = null;
    pred = FAS(lock,I)
    if pred != nil
        I->must_wait = true
        pred->next = I
        repeat while I->must_wait
```

```
• release(lock):
   if (I->next == null)
      if CAS(lock,I,nil)
        return
      repeat while I->next == nil
I->next->must_wait = false
```


- t₁: Acquire(L)
- t₂: Acquire(L)
- t₃: Acquire(L)
- t1: Release(L)



```
• acquire(lock):
    I->next = null;
    pred = FAS(lock,I)
    if pred != nil
        I->must_wait = true
        pred->next = I
        repeat while I->must_wait
```

```
• release(lock):
   if (I->next == null)
      if CAS(lock,I,nil)
        return
      repeat while I->next == nil
I->next->must_wait = false
```


- t₁: Acquire(L)
- t₂: Acquire(L)
- t₃: Acquire(L)
- t1: Release(L)
- t2: Release(L)



```
• acquire(lock):
    I->next = null;
    pred = FAS(lock,I)
    if pred != nil
        I->must_wait = true
        pred->next = I
        repeat while I->must_wait
```

```
• release(lock):
   if (I->next == null)
      if CAS(lock,I,nil)
        return
      repeat while I->next == nil
I->next->must_wait = false
```

- t₁: Acquire(L)
- t₂: Acquire(L)
- t₃: Acquire(L)
- t1: Release(L)
- t2: Release(L)
- t₃: Release(L)



Lock


```
• acquire(lock):
    I->next = null;
    pred = FAS(lock,I)
    if pred != nil
        I->must_wait = true
        pred->next = I
        repeat while I->must_wait
```

```
• release(lock):
   if (I->next == null)
      if CAS(lock,I,nil)
        return
      repeat while I->next == nil
I->next->must_wait = false
```

Queue-based locks in HW: QOLB

Queue On Lock Bit

- HW maintains doubly-linked list between requesters
 - This is a key idea of "Scalable Coherence Interface", see Unit 3
- Augment cache with "locked" bit
 - Waiting caches spin on local "locked" cache line
- ☐ Upon release, lock holder sends line to 1st requester
 - Only requires one message on interconnect




Fundamental Mechanisms to Reduce Overheads [Kägi, Burger, Goodman ASPLOS 97]

Basic mechanisms

- Local Spinning
- Queue-based locking
- Collocation
- Synchronous Prefetch

	Local Spin	Queue	Collocation	Prefetch
T&S	No	No	Optional	No
T&T&S	Yes	No	Optional	No
MCS	Yes	Yes	Partial	No
QOLB	yes	Yes	Optional	Yes

Microbenchmark Analysis



Performance of Locks

- Contention vs. No Contention
 - Test-and-Set best when no contention
 - Queue-based is best with medium contention
 - Idea: switch implementation based on lock behavior
 - Reactive Synchronization Lim & Agarwal 1994
 - SmartLocks Eastep et al 2009
- High-contention indicates poorly written program
 - Need better algorithm or data structures

Point-to-Point Event Synchronization

Can use normal variables as flags

```
a = f(x); while (flag == 0);

flag = 1; b = g(a);
```

If we know initial conditions

```
a = f(x); while (a == 0); b = q(a);
```

- Assumes Sequential Consistency!
- Full/Empty Bits
 - Set on write
 - Cleared on read
 - Can't write if set, can't read if clear

Barriers


Barriers

- Physics simulation computation
 - Divide up each timestep computation into N independent pieces
 - Each timestep: compute independently, synchronize
- Example: each thread executes:

```
segment_size = total_particles / number_of_threads
my_start_particle = thread_id * segment_size
my_end_particle = my_start_particle + segment_size - 1
for (timestep = 0; timestep += delta; timestep < stop_time):
    calculate_forces(t, my_start_particle, my_end_particle)
    barrier()
    update_locations(t, my_start_particle, my_end_particle)
    barrier()</pre>
```

Barrier? All threads wait until all threads have reached it

Example: Barrier-Based Merge Sort



Lecture 5 Slide 44


Global Synchronization Barrier

- At a barrier
 - All threads wait until all other threads have reached it
- Strawman implementation (wrong!)

```
global (shared) count : integer := P

procedure central_barrier
  if fetch_and_decrement(&count) == 1
     count := P
  else
    repeat until count == P
```

What is wrong with the above code?



```
public class Barrier {
AtomicInteger count;
 int size;
 boolean sense = false;
 threadSense = new ThreadLocal<br/>boolean>...
 public void await {
  boolean mySense = threadSense.get();
  if (count.getAndDecrement()==1) {
   count.set(size); sense = !mySense
  } else {
  while (sense != mySense) {}
 threadSense.set(!mySense)}}}
```

```
public class Barrier {
                               Completed odd or
AtomicInteger count;
                                even-numbered
int size:
boolean sense = false;
                                     phase?
                        dLocal<boolean>...
 public void await {
 boolean mySense = threadSense.get();
 if (count.getAndDecrement()==1) {
   count.set(size); sense = !mySense
 } else {
  while (sense != mySense) {}
threadSense.set(!mySense)}}
```

```
public class Barrier {
                              Store sense for
AtomicInteger count;
                                 next phase
int size;
threadSense = new ThreadLocal<boolean>...
 public void await {
 boolean mySense = threadSense.get();
 if (count.getAndDecrement()==1) {
   count.set(size); sense = !mySense
 } else {
  while (sense != mySense) {}
threadSense.set(!mySense)}}
```

```
public class Barrier {
AtomicInteger count;
int size;
                           Get new sense
boolean sense = false
                         determined by last
 threadSense = new Thr
                                phase
 public void await {
 boolean mySense = threadSense.get();
 if (count.getAndDecrement()==1) {
   count.set(size); sense = !mySense
 } else {
  while (sense != mySense) {}
threadSense.set(!mySense)}}
```

```
public class Barrier {
                         If I'm last, reverse
AtomicInteger count;
int size;
                         sense for next time
 boolean sense = false;
 threadSense = new ThreadLocal<boolean>...
 public void await {
 boolean mySense = threadSense.get();
 if (count.getAndDecrement()==1) {
  count.set(size); sense = !mySense
  } else {
  while (sense != mySense) {}
threadSense.set(!mySense)}}
```

```
public class Barrier {
                         Otherwise, wait for
AtomicInteger count;
int size;
                            sense to flip
 boolean sense = false;
threadSense = new ThreadLocal boolean>...
 public void await {
 boolean mySense = threadSense.get();
 if (count.getAndDecrement()==1) {
   count.set(size); sense = !mySense
   200 {
  while (sense != mySense) {}
 threadSense.set(!mySense)}}
```

```
public class Barrier {
AtomicInteger count; Prepare sense for next
int size;
                                phase
 boolean sense = false;
threadSense = new ThreadLoca7kboolean>...
 public void await {
 boolean mySense = threadSense.get();
 if (count.getAndDecrement() == 1) {
   count.set(size); sense = !mySense
 } else {
  while (sense != mygense)
threadSense.set(!mySense)}}
```

Other Barrier Implementations

- Problem with centralized barrier
 - All processors must increment each counter
 - Each read/modify/write is a serialized coherence action
 - Each one is a cache miss
 - O(n) if threads arrive simultaneously, slow for lots of processors
- Combining Tree Barrier
 - Build a logk(n) height tree of counters (one per cache block)
 - Each thread coordinates with k other threads (by thread id)
 - ☐ Last of the **k** processors, coordinates with next higher node in tree
 - As many coordination address are used, misses are not serialized
 - O(log n) in best case
- Static and more dynamic variants
 - Tree-based arrival, tree-based or centralized release

```
public class Node{
AtomicInteger count; int size;
 Node parent; Volatile boolean sense;
 public void await() {...
  if (count.getAndDecrement()==1) {
   if (parent != null) {
    parent.await()}
   count.set(size);
   sense = mySense
  } else {
  while (sense != mySense) {}
 }...}}
```

```
Parent barrier in
public class Node{
 <u>AtomicIntege</u>r count; int size; tree
Node parent; volatile boolean sense;
 public void await() {...
 if (count.getAndDecrement()==1) {
   if (parent != null) {
    parent.await()}
   count.set(size);
   sense = mySense
 } else {
   while (sense != mySense) {}
}...}}
```

```
Am I last?
public class Node
AtomicInteger count; int size;
Node parent; Volatile bookan sense;
 public void await()
 if (count.getAndDecrement()==1) {
   II (parent != nuii) {
   parent.await()}
  count.set(size);
   sense = mySense
 } else {
  while (sense != mySense) {}
}...}}
```

```
public class Node Proceed to parent barrier
AtomicInteger count; int size;
Node parent; Volatile book an sense;
 public void await()
  if (count.getApaDecrement()==1) {
  if (parent != null) {
    parent.await();}
  count.set(size);
   sense = mySense
 } else {
  while (sense != mySense) {}
}...}}
```

```
public class Node:
                     Prepare for next phase
AtomicInteger count;
Node parent; Volatile /oolean sense;
 public void await
 if (count.getApdDgcrement()==1) {
   if (parent )
   parent.await
  count.set(size);
  sense = mySense
  } else {
  while (sense != mySense) {}
 }...}}
```

```
public class Node { Notify others at this node
AtomicInteger count; // int size;
Node parent; Volative boolean sense;
 public void await
 if (count.getAndDecrement()==1) {
   if (parent !=
    parent.awa
  sense = mySense
  else {
   while (sense != mySense) {}
}...}}
```

```
public class Node [ I'm not last, so wait for
AtomicInteger count; int photification
 Node parent; Volatile boplean sense;
 public void await() {...
  if (count.getAndDecrement()==1) {
   if (parent != null)
    parent.await()}
   count.set(size);
   sense = mySense
   else {
   while (sense != mySense) {}
```

- No sequential bottleneck
 - Parallel getAndDecrement() calls
- Low memory contention
 - Same reason
- Cache behavior
 - Local spinning on bus-based architecture
 - Not so good for NUMA