Stopwatch

논리회로실습


부경대 컴퓨터 인공지능공학부 최필주

개요


- 구현하고자 하는 기능
 - 동작: 00.0 ~ 99.9까지 셀 수 있는 stopwatch
 - 입력
 - Start: 동작 시작/정지
 - Stop: 중지
 - 출력
 - FND × 3: 00.0 ~ 99.9 초 표현
 - → 동작을 어떻게 나타낼 수 있을까?

Finite State Machine (FSM)


■ Stop watch FSM




- 명세
 - 입력
 - i_Clk
 - $i_Rst \rightarrow push[3]$
 - i_fStart **\rightarrow** push[0]
 - i_fStop \rightarrow push[1]
 - 출력
 - o_Sec0 → HEX0[6:0]
 - o_Sec1 \rightarrow HEX1[6:0]
 - o_Sec2 → HEX2[6:0]




● 구조 설계



- 필요한 레지스터
 - State
 - ClkCnt
 - Sec0, Sec1, Sec2






Regs.	bits	IDLE	WORK	PAUSE
n_ClkCnt	23	0	fLstClk? 0: c_ClkCnt + 1	c_ClkCnt
n_Sec0	4	0	fIncSec0 ? fLstSec0 ?)0 : c_Sec0 + 1 : c_Sec0	c_Sec0
n_Sec1	4	0	fIncSec1 ? fLstSec1 ? 0 : c_Sec1 + 1 : c_Sec1	c_Sec1
n_Sec2	4	0	fIncSec2 ? fLstSec2 ? 0 : c_Sec2 + 1 : c_Sec2	c_Sec2

- $fLstClk = c_ClkCnt == 100_000_000/20 1$
- $fLstSec0 = c_Sec0 == 9$
- $fLstSec1 = c_Sec1 == 9$
- $fLstSec2 = c_Sec2 == 9$

- fIncSec0 = fLstClk
- fIncSec1 = fIncSec0 && fLstSec0
- fIncSec2 = fIncSec1 && fLstSec1


● RTL 설계

```
module StopWatch(i_Clk, i_Rst, i_fStart, i_fStop, o_Sec0, o_Sec1, o_Sec2);
            i_Clk, i_Rst;
input
            i_fStart, i_fStop;
input
                        o Sec0, o Sec1, o Sec2;
output wire [6:0]
            [1:0]
                        c_State,
                                    n_State;
reg
                                    n_Sec0;
            [3:0]
                        c_Sec0,
reg
                                    n Sec1;
            [3:0]
                        c_Sec1,
reg
            [3:0]
                        c_Sec2,
                                    n_Sec2;
reg
                        c_ClkCnt,
                                    n_ClkCnt;
            [22:0]
reg
                        c_fStart,
                                    n_fStart;
reg
                        c fStop,
                                    n_fStop;
reg
            fLstClk;
wire
            fLstSec0, fLstSec1, fLstSec2;
wire
wire
            fIncSec0, fIncSec1, fIncSec2;
            fStart, fStop;
wire
            LST_{CLK} = 100_{-}000_{-}000/20 - 1;
parameter
            IDLE = 2'b00, WORK = 2'b01, PAUSE = 2'b10;
parameter
```




● RTL 설계

```
FND
           FND0(c_Sec0,
                                  o_Sec0);
FND
           FND1(c_Sec1,
                                  o_Sec1);
FND
           FND2(c_Sec2,
                                  o_Sec2);
always@(posedge i_Clk, negedge i_Rst)
           if(!i_Rst) begin
                                  = IDLE:
                       c State
                       c ClkCnt
                                  = 0;
                                  = 0;
                       c Sec0
                       c_Sec1
                                  = 0;
                       c Sec2
                                  = 0;
                       c_fStart
                                  = 1;
                       c fStop
                                  = 1;
           end else begin
                                  = n_State
                       c_State
                                  = n_{ClkCnt};
                       c_ClkCnt
                       c_Sec0
                                  = n_Sec0
                       c_Sec1
                                  = n_Sec1
                       c_Sec2
                                  = n_Sec2
                       c_fStart
                                  = n_fStart
                       c_fStop
                                  = n_fStop
           end
```




● RTL 설계

```
fStart
assign
                       = !i_fStart && c_fStart,
                       = !i_fStop && c_fStop;
           fStop
           fLstClk
                       = c_ClkCnt == LST_CLK,
assign
           fLstSec0 = c\_Sec0 == 9,
           fLstSec1 = c_Sec1 == 9,
           fLstSec2 = c_Sec2 == 9;
assign
           fIncSec0= fLstClk,
           fIncSec1=fIncSec0 && fLstSec0,
           fIncSec2= fIncSec1 && fLstSec1;
always@*
begin
           n_fStart
                       = i_fStart
           n fStop
                       = i fStop
           n State
                       = c State
           n_ClkCnt
                       = c_{ClkCnt};
           n_Sec0
                       = c\_Sec0
           n_Sec1
                       = c_Sec1
           n_Sec2
                       = c_Sec2
```



● RTL 설계


```
case(c_State)
                       IDLE: begin
                                   n ClkCnt
                                               = 0;
                                   n Sec0
                                               = 0:
                                   n_Sec1
                                               = 0;
                                   n_Sec2
                                               = 0:
                                   if(fStart)
                                               n State = WORK;
                       end
                       WORK: begin
                                               = fLstClk ? 0 : c_ClkCnt + 1;
                                   n ClkCnt
                                               = fIncSec0 ? fLstSec0 ? 0 : c_Sec0 + 1 : c_Sec0;
                                   n_Sec0
                                   n Sec1
                                               = fIncSec1 ? fLstSec1 ? 0 : c_Sec1 + 1 : c_Sec1;
                                   n_Sec2
                                               = fIncSec2 ? fLstSec2 ? 0 : c Sec2 + 1 : c Sec2;
                                   if(fStop)
                                               n_State = IDLE;
                                   else if(fStart)n_State = PAUSE;
                       end
                       PAUSE:
                                   if(fStop)
                                               n State = IDLE;
                                   else if(fStart)n State = WORK;
           endcase
end
endmodule
```




• RTL 검증 - testbench module

tb_StopWatch

```
`timescale 1ns / 1ns
module tb_StopWatch;
                          Clk;
reg
                          Rst:
reg
                          fStart;
reg
                          fStop;
reg
StopWatch U0(Clk, Rst, fStart, fStop, , , );
always #10 \text{ Clk} = \text{\sim} \text{Clk};
initial
begin
             Clk
                          = 1;
             Rst
                          = 0;
             fStart
                          = 1:
             fStop
                          = 1;
             @(negedge\ Clk)\ Rst = 1;
             #100
                                       fStart
                                                     = 1:
                                                                  #20 fStart = 1;
             #222 222 200
                                       fStart
                                                     = 0;
                                                                  #20 fStart = 1;
             #1000
                                       fStart
                                                     = 0;
                                                                  #20 fStart = 1;
             #333_333_300
                                       fStop
                                                     = 0;
                                                                  #20 fStop = 1;
             $stop;
end
endmodule
```




- FPGA 구현 pin 설정
 - 입력: i_Clk, i_Rst, i_fStart, i_fStop
 - i_fStart, i_fStop, i_Rst은 push 버튼 3개 사용
 - 출력: o_FND(7x3)



추가 연습


- 변경 사항
 - 입력: i_fStop → i_fRecord
 - 출력: o_Sec0, o_Sec1, o_Sec2에 o_Sec3, o_Sec4, o_Sec5 추가
 - 중지조건 변경: 정지된 상태에서 fRecord 누르기
 - 추가 동작: 동작 중 fRecord를 누르면 그 때 시각 정보를 o_Sec3, o_Sec4, o_Sec5에 표시



Regs.	bits	IDLE	WORK	PAUSE
n_ClkCnt	23	0	fLstClk? 0: c_ClkCnt + 1	c_ClkCnt
n_Sec0	4	0	fIncSec0 ? fLstSec0 ? 0 : c_Sec0 + 1 : c_Sec0	c_Sec0
n_Sec1	4	0	fIncSec1 ? fLstSec1 ? 0 : c_Sec1 + 1 : c_Sec1	c_Sec1
n_Sec2	4	0	fIncSec2 ? fLstSec2 ? 0 : c_Sec2 + 1 : c_Sec2	c_Sec2

- $fLstClk = c_ClkCnt == 100_000_000/20 1$
- $fLstSec0 = c_Sec0 == 9$
- $fLstSec1 = c_Sec1 == 9$
- $fLstSec2 = c_Sec2 == 9$

- fIncSec0 = fLstClk
- fIncSec1 = fIncSec0 && fLstSec0
- fIncSec2 = fIncSec1 && fLstSec1



Regs.	bits	IDLE	WORK	PAUSE
n_ClkCnt	23	0	fLstClk? 0: c_ClkCnt + 1	c_ClkCnt
n_Sec0	4	0	fIncSec0 ? fLstSec0 ? 0 : c_Sec0 + 1 : c_Sec0	c_Sec0
n_Sec1	4	0	fIncSec1 ? fLstSec1 ? 0 : c_Sec1 + 1 : c_Sec1	c_Sec1
n_Sec2	4	0	fIncSec2 ? fLstSec2 ? 0 : c_Sec2 + 1 : c_Sec2	c_Sec2
n_Sec3	4	10	fRecord?c_Sec0:c_Sec3	c_Sec3

- $fLstClk = c_ClkCnt == 100_000_000/20 1$
- $fLstSec0 = c_Sec0 == 9$
- $fLstSec1 = c_Sec1 == 9$
- $fLstSec2 = c_Sec2 == 9$

- fIncSec0 = fLstClk
- fIncSec1 = fIncSec0 && fLstSec0
- fIncSec2 = fIncSec1 && fLstSec1