순차논리회로

논리회로실습

부경대 컴퓨터 인공지능공학부 최필주

목차

- 순차논리회로 개요
- D Flip-flop
- Counter
- Dot-matrix


순차논리회로 개요


- 조합논리회로 vs. 순차논리회로
 - 조합논리회로: 입력 값이 항상 출력 값에 반영됨
 - 순차논리회로: trigger되었을 때에만 입력 값에 상태에 반영됨
- 순차논리회로 종류


Level triggered	Edge triggered	특성 방정식
Gated SR latch	SR flip-flop	$Q(t+1) = \bar{R}(S+Q(t))$
Gated D latch	D flip-flip	Q(t+1) = D
Gated JK latch	JK flip-flop	$Q(t+1) = J\bar{Q}(t) + \bar{K}Q(t)$
Gated T latch	T flip-flop	$Q(t+1) = \bar{Q}(t) + \bar{T}Q(t) = Q(t) \oplus T$

'순차논리회로 개요

- 동기 vs. 비동기 입력 신호
 - 동기 입력: edge에서 상태에 영향을 미치는 입력
 - 비동기 입력: edge와 상관없이 영향을 미치는 입력







D Flip-flop

● Verilog에서의 D FF의 표시

Verilog 표현 예시	생성되는 하드웨어 로직
reg [3:0] r_Cnt;	
reg [3:0] c_Cnt, n_Cnt;	data -
always@(posedge clk) a = data;	clk → a
always@(posedge clk)	
$r_{Cnt} = r_{Cnt} + 1;$	+1
always@(posedge clk) c_Cnt = n_Cnt;	clk Cnt
always@*	
$n_{Cnt} = c_{Cnt+1};$	

D Flip-flop

● Verilog에서의 D FF의 표시

Verilog 표현 예시	생성되는 하드웨어 로직
reg a, b, c_Data, n_Data;	
always@(posedge clk) if(!rst) a = 0; // synchronous reset else a = data;	rst data a
always@(posedge clk, negegde rst) if(!rst) b = 0; // asynchronous reset else b = data;	$ \begin{array}{c} data \longrightarrow b \\ clk \longrightarrow rst \end{array} $
always@(posedge clk, posegde rst) if(rst) c_Data = 1; // synchronous set else c_Data = n_Data;	$ \begin{array}{ccc} & \text{rst} & \longrightarrow \\ & \text{n_Data} & \longrightarrow & \text{c_Data} \\ & & \text{clk} & \longrightarrow & \text{c} \end{array} $


Counter

4-bit counter

- 구현하고자 하는 기능
 - 버튼1을 누르면 증가, 버튼2를 누르면 감소하는 4비트 카운터
 - 레지스터의 구현은 두 파트로 나누어 기술
 - Combinational logic part: 레지스터 입력 부분에 들어오는 데이터 기술
 - FF part: edge-triggered D FF 생성 + reset 설정

Combinational logic part	FF part		
always@*			
begin	always@(posedge i_Clk, posedge i_Rst)		
$n_{Cnt} = fUp ? c_{Cnt} + 1 :$	$if(i_Rst)$ $c_Cnt = 0;$		
fDn ? c_Cnt - 1 : c_Cnt;	else $c_Cnt = n_Cnt;$		
end			

- 명세
 - 입력
 - $i_{\text{Push}(2)} \rightarrow \text{Up \& down}$
 - i_Clk
 - i_Rst
 - 출력: o_FND(7), o_LED(4)
 - 수행 기능
 - Up/down 버튼에 따라 0~9 숫자를 증감
 - 모듈명: Counter



● RTL 설계


Counter.v

```
Before Debouncing

Schmitt Trigger Debounced

Figure 3-14 Switch debouncing
```


```
module Counter(i_Clk, i_Rst, i_Push, o_LED, o_FND);
input
           i_Clk;
                       // 50MHz
           i_Rst;
input
                      i Push;
           [1:0]
input
           wire [3:0] o_LED;
output
           wire [6:0] o_FND;
output
            [3:0]
                       c_Cnt, n_Cnt;
reg
           [1:0]
                       c_UpDn, n_UpDn;
reg
           fUp;
wire
                                                    \{fUp, fDn\} = \sim i_Push \& c_UpDn;
                                         assign
wire
           fDn;
                                                    o_LED = c_Cnt;
                                         assign
always@(posedge i_Clk, posedge i_Rst)
                                         FND
                                                    FND0(c Cnt, o FND);
  if(i_Rst) begin
    c Cnt = 0;
                                         always@*
                       = 2'b11;
    c_UpDn
                                         begin
  end else begin
                                           n_UpDn = i_Push;
    c Cnt = n Cnt;
                                           n Cnt
                                                    = fUp ? c_Cnt + 1 :
    c_UpDn
                       = n_UpDn;
                                                      fDn ? c_Cnt - 1 : c_Cnt;
  end
                                         end
```



- RTL 검증 testbench module
 - tb_Counter.v
 - Up/down에 따라 카운터 값이 변화 확인


```
`timescale 1 ns / 1ns
module
            tb_Cnt();
            Clk:
reg
            Rst;
reg
            [1:0]
                        Push:
reg
            Cnt o LED;
wire[3:0]
Counter
            U0(Clk, Rst, Push, Cnt_o_LED,);
always
            #10 Clk = \sim Clk;
initial
begin
  Clk = 1;
  Rst = 1:
  Push = 2'b11;
  @(posedge Clk)
                        Rst = 1;
  @(negedge Clk)
                        Rst = 0:
```

```
#200 \text{ Push} = 2'b11:
   #200 \text{ Push} = 2'b01:
   #200 \text{ Push} = 2'b01;
                                 #200 \text{ Push} = 2'b11;
   #200 \text{ Push} = 2'b01;
                                 #200 \text{ Push} = 2'b11;
   #200 \text{ Push} = 2'b01;
                                 #200 \text{ Push} = 2'b11;
   #200 \text{ Push} = 2'b01;
                                 #200 \text{ Push} = 2'b11;
   #200 \text{ Push} = 2'b01;
                                 #200 \text{ Push} = 2'b11:
   #200 \text{ Push} = 2'b01;
                                 #200 \text{ Push} = 2'b11;
   #200 \text{ Push} = 2'b01;
                                 #200 \text{ Push} = 2'b11;
   #200 \text{ Push} = 2'b01;
                                 #200 \text{ Push} = 2'b11;
   #200 \text{ Push} = 2'b10;
                                 #200 \text{ Push} = 2'b11;
   #200 \text{ Push} = 2'b10;
                                 #200 \text{ Push} = 2'b11;
                                 #200 \text{ Push} = 2'b11;
   #200 \text{ Push} = 2'b10;
   #200 \text{ Push} = 2'b10:
                                 #200 \text{ Push} = 2'b11;
   #200 \text{ Push} = 2'b10;
                                 #200 \text{ Push} = 2'b11;
   #200 \text{ Push} = 2'b10:
                                 #200 \text{ Push} = 2'b11;
   #200 \text{ Push} = 2'b10;
                                 #200 \text{ Push} = 2'b11;
   #200 \text{ Push} = 2'b10:
                                 #200 \text{ Push} = 2'b11:
end
endmodule
```





- FPGA 구현 pin 설정
 - 입력: i_Clk, i_Rst, i_Push(2)
 - i_Rst은 SW[9]로
 - 출력: o_FND(6), o_LED(4)
 - FND와 LED에 대한 핀 설정(qsf 파일의 일부)

```
set_location_assignment PIN_AE26 -to o_FND[0]
set_location_assignment PIN_AE27 -to o_FND[1]
set_location_assignment PIN_AE28 -to o_FND[2]
set_location_assignment PIN_AG27 -to o_FND[3]
set_location_assignment PIN_AF28 -to o_FND[4]
set_location_assignment PIN_AG28 -to o_FND[5]
set_location_assignment PIN_AH28 -to o_FND[6]
set_location_assignment PIN_V16 -to o_LED[0]
set_location_assignment PIN_W16 -to o_LED[1]
set_location_assignment PIN_V17 -to o_LED[2]
set_location_assignment PIN_V18 -to o_LED[3]
```





- FPGA 구현 timing 설정
 - Assignments TimeQuest Timing Analyzer Wizard..






● FPGA 구현 – timing 설정







● FPGA 구현 – timing 설정: clock





● FPGA 구현 – timing 설정: input/output delay (clock, reset 제외)





● FPGA 구현 – timing 설정







- 추가 연습1
 - 0에서 down 시 9로, 9에서 up 시 0으로 가도록 수정


- 추가 연습2
 - 기존 1자리에서 2자리로 수정
 - Up/down 버튼에 따라 00~99 숫자를 증감

- 사용하려는 부품
 - 8x8 형태로 LED가 2차원 배열 형태로 배치
 - 불이 켜지는 조건: Row 쪽에 전원, Column 쪽에 GND







- DE1-SoC에 연결
 - GPIO 부분에 연결



● DE1-SoC에 연결








GPIO1			
0	1		
2	3		
4	5		
6	7		
8	9		
VCC	GND		
10	11		
12	13		
14	15		
16	17		
18	19		
20	21		
22	23		
24	25		
VCC	GND		
26	27		
28	29		
30	31		
32	33		
34	35		

Signal		PIN		
DotMat.	Verilog	DotMat.	Board	FPGA
Row1	Row[0]	9	GPIO1-25	PIN_AH23
Row2	Row[1]	14	GPIO1-15	PIN_AK28
Row3	Row[2]	8	GPIO0-25	PIN_AD20
Row4	Row[3]	12	GPIO1-19	PIN_AH25
Row5	Row[4]	1	GPIO0-11	PIN_AH17
Row6	Row[5]	7	GPIO0-23	PIN_AK21
Row7	Row[6]	2	GPIO0-13	PIN_AE16
Row8	Row[7]	5	GPIO0-19	PIN_AC20
Col1	Col[0]	13	GPIO1-17	PIN_AJ26
Col2	Col[1]	3	GPIO0-15	PIN_AG17
Col3	Col[2]	4	GPIO0-17	PIN_AA19
Col4	Col[3]	10	GPIO1-23	PIN_AG23
Col5	Col[4]	6	GPIO0-21	PIN_AJ20
Col6	Col[5]	11	GPIO1-21	PIN_AJ24
Col7	Col[6]	15	GPIO1-13	PIN_AJ27
Col8	Col[7]	16	GPIO1-11	PIN_AH24

● DE1-SoC에 연결




(GPI	O 1


0	1		I
2	3		
4	5	İ	
6	7		
8	9	1	
VCC	GND	-	
10	11		
12	13		
14	15		
16	17		
18	19		
20	21		
22	23		
24	25		
VCC	GND		
26	27		
28	29		
30	31		
32	33		
34	35		

Signal		PIN		
DotMat.	Verilog	DotMat.	Board	FPGA
Row1	Row[0]	9	GPIO1-25	PIN_AH23
Row2	Row[1]	14	GPIO1-15	PIN_AK28
Row3	Row[2]	8	GPIO0-25	PIN_AD20
Row4	Row[3]	12	GPIO1-19	PIN_AH25
Row5	Row[4]	1	GPIO0-11	PIN_AH17
Row6	Row[5]	7	GPIO0-23	PIN_AK21
Row7	Row[6]	2	GPIO0-13	PIN_AE16
Row8	Row[7]	5	GPIO0-19	PIN_AC20
Col1	Col[0]	13	GPIO1-17	PIN_AJ26
Col2	Col[1]	3	GPIO0-15	PIN_AG17
Col3	Col[2]	4	GPIO0-17	PIN_AA19
Col4	Col[3]	10	GPIO1-23	PIN_AG23
Col5	Col[4]	6	GPIO0-21	PIN_AJ20
Col6	Col[5]	11	GPIO1-21	PIN_AJ24
Col7	Col[6]	15	GPIO1-13	PIN_AJ27
Col8	Col[7]	16	GPIO1-11	PIN_AH24

- 명세
 - 출력: o_DM_Col(8), o_DM_Row(8)
 - 수행 기능
 - 8x8 이미지를 출력
 - 모듈명: DotMatrixTop



• 구조 설계




DotMatrix

- 64-bit 데이터(i_Data)를 입력받아 dot matrix로 출력
- o_fDone은 1회 출력 완료(16ms 간격)마다 1

DotMatrixTop

• 3가지 데이터를 1024ms마다 dot matrix에 전달




• RTL 설계

DotMatrix.v

```
module DotMatrix(i_Clk, i_Rst, i_Data, o_DM_Col, o_DM_Row, o_fDone);
input i Clk; // 50MHz
input i_Rst;
input [63:0] i_Data;
output wire [7:0] o_DM_Col, o_DM_Row;
output wire o_fDone;
reg [7:0] c_Row, n_Row;
reg [16:0] c_Cnt, n_Cnt;
wire
           f2ms;
assign o_fDone
                      = c_Row[7] \&\& f2ms;
assign o_DM_Row
                       = c_Row;
assign o_DM_Col
           (c_Row[7]?i_Data[8*7+:8]:0)|
           (c_Row[6]?i_Data[8*6+:8]:0)
           (c_Row[5]?i_Data[8*5+:8]:0)|
           (c Row[4]?i Data[8*4+:8]:0)
           (c_Row[3] ? i_Data[8*3+:8] : 0) |
           (c_Row[2] ? i_Data[8*2+:8] : 0) |
           (c Row[1]?i Data[8*1+:8]:0)
           (c_{\text{Row}}[0] ? i_{\text{Data}}[8*0+:8] : 0);
```

```
assign
           f2ms
                       = c_C Cnt == 100000 - 1;
always@(posedge i_Clk, posedge i_Rst)
  if(i Rst) begin
    c Row = 1;
    c Cnt = 0:
  end else begin
    c_Row = n_Row;
    c Cnt = n Cnt;
  end
always@*
begin
           = f2ms ? 0 : c_Cnt + 1;
  n Cnt
  n Row
           = f2ms ? \{c Row[6:0], c Row[7]\} : c Row;
end
endmodule
```



● RTL 설계

c Data = n Data;

end

DotMatrixTop.v

```
module DotMatrixTop(i_Clk, i_Rst, o_DM_Col, o_DM_Row);
           i Clk;
                      // 50MHz
input
input
           i_Rst;
           wire [7:0] o DM Col, o DM Row;
output
reg [ 7:0]
           c Cnt, n Cnt;
reg [63:0]
          c_Data, n_Data;
wire DM_o_fDone;
                      // 16ms
DotMatrix DM0(i_Clk, i_Rst, c_Data, o_DM_Col, o_DM_Row, DM_o_fDone);
                                       always@*
always@(posedge i_Clk, posedge i_Rst)
                                        begin
  if(i_Rst) begin
                                                   = DM o fDone? c Cnt + 1: c Cnt;
                                          n Cnt
    c Cnt = 0;
                                          case(c_Cnt[7:6])
    c Data = 0;
                                                   : n Data = HEART;
                                            2'h0
  end else begin
                                                   : n_Data = SMILE;
                                            2'h1
    c_Cnt = n_Cnt;
```

endcase


endmodule

end

default : n_Data = ARROW;

```
// <= counterclockwise rotation
           HEART
                       = {
parameter
           8'b11100011,
           8'b11011101,
           8'b10111101,
           8'b01111011,
           8'b00000011,
           8'b10000001,
           8'b11000001,
           8'b11100011};
           SMILE
                       = {
parameter
           8'b11000011,
           8'b10111101,
           8'b01101010,
           8'b01011110,
           8'b01011110,
           8'b01101010,
           8'b10111101,
           8'b11000011};
           ARROW = {
parameter
           8'b11000011,
           8'b11000011.
           8'b11000011,
           8'b11000011.
           8'b00000000,
           8'b10000001,
           8'b11000011.
           8'b111001111};
```

- RTL 검증 testbench module
 - tb_DotMatrix.v
 - DotMatrix 모듈 확인
 - 확인 내용
 - 2ms마다 o_Row의 값이 변화하는지 확인
 - ✓ 8'b00000001 → 8'b00000010 → ...
 - o_Row의 변화에 따른 o_Col 확인
 - ✓ 예) o_Row[7] = 1일 때 o_Col == i_Data[63:56]
 - O_fDone 확인



- RTL 검증 testbench module
 - tb_DotMatrixTop.v
 - DotMatrixTop 모듈 확인
 - 확인 내용
 - 1024ms마다 DotMatrix의 입력데이터가 바뀌고 그에 따라 DotMatrix의 출력도 제대로 바뀌는지 확인

