

# Aleksandar N. Vuković

DESIGN ENGINEER · ANALOG RF/MMWAVE IC

Belgrade, Republic of Serbia

☎ (+381) 616920298 | ✉ aleksandarvukovic@tutanota.com | 🌐 aleksandar-vuković

## Education

### School of Electrical Engineering, University of Belgrade

Belgrade, Serbia

M.SC. IN COMPUTER SCIENCE AND ENGINEERING, MODULE ELECTRONICS

Oct 2018 - Sep 2021

- GPA : 10.0/10.0
- Master's thesis: All-digital RF Transceiver Based on Parallel and Approximative Delta Sigma Modulators
- Relevant subjects: Integrated Circuits for Communication Systems, Hardware and Software Signal Processing, Power Electronics 2, Millimeter waves,

### School of Electrical Engineering, University of Belgrade

Belgrade, Serbia

B.SC. IN COMPUTER SCIENCE AND ENGINEERING, MODULE ELECTRONICS

Oct 2014 - Sep 2018

- GPA : 8.8/10.0
- Bachelor's thesis: 1 GHz Low Noise Phase-Frequency Detector and Charge Pump
- Relevant subjects: Analog Electronics, Power Electronics, Integrated Circuits Design, Microwave Electronics, Microwave technology

## Skills

<b>Programming languages/scripting</b>	Python, TeX, *nix shell
<b>NI AWR Design Environment</b>	Microwave Office
<b>Cadence Custom IC</b>	Virtuoso, schematic entry, custom layout, physical verification, Quantus QRC extraction
<b>Cadence Spectre X</b>	Simulator, RF Option, APS
<b>Functional Modeling</b>	Verilog-A
<b>Mentor Graphics</b>	Calibre IC Layout Verification: nmDRC, nmLVS, xRC
<b>Cadence EM simulator</b>	EMX Planar 3D Solver
<b>Keysight PathWave Design</b>	Momentum
<b>Operating systems</b>	GNU/Linux, Microsoft Windows
<b>Languages</b>	Serbian(native), English(professional)

## Projects

### Colpitts class B Voltage Controlled Oscillator (6-8 GHz)

PLL

IHP SIGE 130 NM BiCMOS TECHNOLOGY

Oct 2023 - Nov 2024

- Cascode VCO class B, resistive biasing for low noise
- Robust amplitude control for VCO output
- Simulating residual phase noise for PLL as closed loop using verilogA VCO model

### Flash Analog Digital Converter

Ethernet IEEE 802.3

TSMC 40 NM LP CMOS TECHNOLOGY

Jun 2023 - Sep 2023

- Redesign of 250 MS/s ADC to have higher supply voltage
- Verification of ADC and comparator redesign, Monte Carlo ENOB
- LDO transient simulations, under current load

### LC Class C Voltage Controlled Oscillator (6.3 - 13.7 GHz)

LO block VCO

TSMC 40 NM CMOS TECHNOLOGY

Sep 2022 - Dec 2022

- Improving phase noise and frequency pushing. Consists of two cores to cover the LO range
- Gate voltage control feedback ensuring oscillation start up and class C operation

### Ku-band 4 Output Active Power Divider (APD)

Ku and Ka band TX - LO distribution

TSMC 55 NM CMOS TECHNOLOGY

May 2021 - Apr 2022

- Design of both one-stage and two-stage APDs and comparison on schematic level
- Simulated as part of transmitter chain's LO distribution for isolation between outputs
- KuKa-band One Input Two Output Balun for LO Mixer Ku and Ka inputs
- Parts of passive layout structures simulated using both EMX and ADS simulators

## All-digital RF Transceiver Based on Parallel and Approximative DSM

PYTHON SCRIPTS

- Behavior and application of parallel and approximative DSMs is tested using python language
- Parallel and approximative DSMs generate RF signals on significantly higher frequencies
- Comparison with the conventional DSM, with minimal signal degradation

*All-Digital Delta-Sigma Modulators*

*Jun 2021 - Oct 2021*

## Active-RC Filter and its Operational Amplifier

TSMC 55 NM CMOS TECHNOLOGY

- Design of High Unity Gain-Bandwidth Operational Amplifier on schematic level
- Simulating different operational amplifiers in active-RC filter different
- Topologies Rauch and Ackerberg-Mossberg with bandwidth of 250 MHz
- Comparison of different topologies in noise performance and limitations of the finality of uGBW

*Ku and Ka band TX - Low Pass Filter*

*Dec 2020 - May 2021*

## 8 GHz Low Noise Phase Frequency Detector based on Gilbert cell

IHP SiGe 130 NM BiCMOS TECHNOLOGY

- Simulation of different Gilbert cell based Phase Detectors and different frequency locking techniques on schematic level

*Phase Detector*

*Aug 2020 - Sep 2020*

## 57 - 64 GHz Voltage Controlled Oscillator and Active Power Divider

IBM (GF) SiGe 130 NM BiCMOS TECHNOLOGY

- Schematic ported from IHP SiGe 130 nm technology and layout redesigned
- Parts of design (matching networks) EM simulated using ADS Momentum

*Radar*

*Apr 2019 - Mar 2020*

## 28 GHz Active Phase Shifter - Vector Modulator

IHP SiGe 130 NM BiCMOS TECHNOLOGY

- Band around 28 GHz (from 26.5 GHz to 29.5 GHz) and controlled by 8-bit ADC simulated on schematic level in Cadence Virtuoso
- Parts of design (all-pass filter, matching networks) EM simulated using ADS Momentum

*School project*

*Jan 2019 - Jun 2019*

## 1 GHz Low Noise Phase-Frequency Detector and Charge Pump

IHP SiGe 130 NM BiCMOS TECHNOLOGY

- Schematic and layout design in Cadence Virtuoso
- Post-Layout verification using ADE L and ADE XL on a QRC extracted model

*PLL block*

*May 2018 - Nov 2018*

## Phase-Frequency detector, CP and Divider as blocks of MDLL

TSMC 55 NM CMOS TECHNOLOGY

- Schematic and layout redesign of PFD, CP, divider with surrounding circuits

*Multiplying Delay Locked Loop*

*Oct 2018 - Dec 2018*

## High Gain Operational Transconductance Amplifier

IHP SiGe 130 NM BiCMOS TECHNOLOGY

- Schematic and layout design in Cadence Virtuoso
- Post-Layout verification using ADE L/XL on a QRC-extracted model

*OTA*

*Mar 2018 - May 2018*

## Small Signal GSM 1800 MHz Amplifier

MICROSTRIP TECHNOLOGY

- Schematic design using Microwave office
- Layout design using Altium Designer
- Verification via measurement

*School Project - Wi-Fi Band Amplifier*

*Dec 2017 - Jan 2018*

## Custom IC layout for the Configurable IIR Filter

TSMC 180 NM TECHNOLOGY

- Schematic and layout design in Cadence Virtuoso
- Post-Layout verification using ADE L/XL on a QRC-extracted model

*School project - Digital Circuitry*

*Mar 2017 - May 2017*

## Work Experience

### Novelic

JUNIOR DESIGN ENGINEER

- First year internship, schematic design, verification, custom layout and post-layout verification
- Internal projects, feasibility studies, commercial projects, analog IC design at first, RF/mmwave design later

*Belgrade, Serbia*

*February 2018 - 2021*

### Nirsén

DESIGN ENGINEER

- Mostly commercial projects both analog IC and RF/mmwave design as presented in experience section

*Belgrade, Serbia*

*2021 - PRESENT*