Device	Name	Addr ₁₀	Addr ₁₆	Description				
	Registers							
	ACA_ACOCTRL	896	0x380	Analog Comparator 0 Control				
	ACA_AC1CTRL	897	0x381	Analog Comparator 1 Control				
٩	ACA_AC0MUXCTRL	898	0x382	Analog Comparator 0 MUX Control				
tor,	ACA_AC1MUXCTRL	899	0x383	Analog Comparator 1 MUX Control				
ara.	ACA_CTRLA	900	0x384	Control Register A				
dwc	ACA_CTRLB	901	0x385	Control Register B				
) 8 C	ACA_WINCTRL	902	0x386	Window Mode Control				
Analog Comparator A	ACA_STATUS	903	0x387	Status				
₹			Inte	rrupt Vectors				
	ACA_AC0_vect	136	0x88	ACO Interrupt				
	ACA_AC1_vect	138	0x8A	AC1 Interrupt				
	ACA_ACW_vect	140	0x8C	ACW Window Mode Interrupt				
		· •		Registers				
	ACB_AC0CTRL	912	0x390	Analog Comparator 0 Control				
	ACB_AC1CTRL	913	0x391	Analog Comparator 1 Control				
8	ACB_AC0MUXCTRL	914	0x392	Analog Comparator 0 MUX Control				
ator	ACB_AC1MUXCTRL	915	0x393	Analog Comparator 1 MUX Control				
para	ACB_CTRLA	916	0x394	Control Register A				
mo;	ACB_CTRLB	917	0x395	Control Register B				
) go	ACB_WINCTRL	918	0x396	Window Mode Control				
Analog Comparator B	ACB_STATUS	919	0x397	Status				
`		· I		rrupt Vectors				
	ACB_AC0_vect	72		ACO Interrupt				
	ACB_AC1_vect	74		AC1 Interrupt				
	ACB_ACW_vect	76		ACW Window Mode Interrupt				
				Registers				
	ADCA_CTRLA	512		Control Register A				
	ADCA_CTRLB	513		Control Register B				
	ADCA_REFCTRL	514		Reference Control				
	ADCA_EVCTRL	515		Event Control				
	ADCA_PRESCALER	516		Clock Prescaler				
	ADCA_INTFLAGS	518		Interrupt Flags				
	ADCA_TEMP	519		Temporary Register				
	ADCA_CAL	524		Calibration Value				
	ADCA_CHORES	528		Channel 0 Result				
	ADCA_CH1RES	530		Channel 1 Result				
	ADCA_CH2RES	532		Channel 2 Result				
	ADCA_CH3RES	534		Channel 3 Result				
	ADCA_CMP	536		Compare Value				
	ADCA_CHO_CTRL	544		Control Register				
	ADCA_CH0_MUXCTRL	545		MUX Control				
]	ADCA_CH0_INTCTRL	546	0x222	Channel Interrupt Control Register				

Device	Name	Addr ₁₀	Addr ₁₆	Description
А	ADCA_CH0_INTFLAGS	547	0x223	Interrupt Flags
Analog to Digital Converter A	ADCA_CHO_RES	548	0x224	Channel Result
ver	ADCA_CH0_SCAN	550	0x226	Input Channel Scan
Con	ADCA_CH1_CTRL	552	0x228	Control Register
ital	ADCA_CH1_MUXCTRL	553	0x229	MUX Control
Dig	ADCA_CH1_INTCTRL	554	0x22A	Channel Interrupt Control Register
g to	ADCA_CH1_INTFLAGS	555	0x22B	Interrupt Flags
nalo	ADCA_CH1_RES	556	0x22C	Channel Result
Ā	ADCA_CH1_SCAN	558	0x22E	Input Channel Scan
	ADCA_CH2_CTRL	560	0x230	Control Register
	ADCA_CH2_MUXCTRL	561	0x231	MUX Control
	ADCA_CH2_INTCTRL	562	0x232	Channel Interrupt Control Register
	ADCA_CH2_INTFLAGS	563	0x233	Interrupt Flags
	ADCA_CH2_RES	564	0x234	Channel Result
	ADCA_CH2_SCAN	566	0x236	Input Channel Scan
	ADCA_CH3_CTRL	568	0x238	Control Register
	ADCA_CH3_MUXCTRL	569	0x239	MUX Control
	ADCA_CH3_INTCTRL	570	0x23A	Channel Interrupt Control Register
	ADCA_CH3_INTFLAGS	571	0x23B	Interrupt Flags
	ADCA_CH3_RES	572	0x23C	Channel Result
	ADCA_CH3_SCAN	574	0x23E	Input Channel Scan
			Inte	rrupt Vectors
	ADCA_CH0_vect	142		Interrupt 0
	ADCA_CH1_vect	144		Interrupt 1
	ADCA_CH2_vect	146		Interrupt 2
	ADCA_CH3_vect	148	0x94	Interrupt 3
		-		Registers
	ADCB_CTRLA	576		Control Register A
	ADCB_CTRLB	577		Control Register B
	ADCB_REFCTRL	578		Reference Control
	ADCB_EVCTRL	579		Event Control
	ADCB_PRESCALER	580		Clock Prescaler
	ADCB_INTFLAGS	582		Interrupt Flags
	ADCB_TEMP	583		Temporary Register
	ADCB_CAL	588		Calibration Value
	ADCB_CHORES	592		Channel 0 Result
	ADCB_CH1RES	594		Channel 1 Result
	ADCB_CH2RES	596		Channel 2 Result
	ADCB_CH3RES	598		Channel 3 Result
	ADCB_CMP	600		Compare Value
	ADCB_CH0_CTRL	608		Control Register
	ADCB_CH0_MUXCTRL	609		MUX Control
	ADCB_CH0_INTCTRL	610	0x262	Channel Interrupt Control Register

Device	Name	Addr ₁₀	Addr ₁₆	Description				
В	ADCB_CH0_INTFLAGS	611	0x263	Interrupt Flags				
ter	ADCB_CHO_RES	612	0x264	Channel Result				
ver	ADCB_CH0_SCAN	614	0x266	Input Channel Scan				
Cor	ADCB_CH1_CTRL	616	0x268	Control Register				
Analog to Digital Converter B	ADCB_CH1_MUXCTRL	617	0x269	MUX Control				
O Oig	ADCB_CH1_INTCTRL	618	0x26A	Channel Interrupt Control Register				
og tc	ADCB_CH1_INTFLAGS	619	0x26B	Interrupt Flags				
nalc	ADCB_CH1_RES	620	0x26C	Channel Result				
<	ADCB_CH1_SCAN	622	0x26E	Input Channel Scan				
	ADCB_CH2_CTRL	624	0x270	Control Register				
	ADCB_CH2_MUXCTRL	625	0x271	MUX Control				
	ADCB_CH2_INTCTRL	626	0x272	Channel Interrupt Control Register				
	ADCB_CH2_INTFLAGS	627	0x273	Interrupt Flags				
	ADCB_CH2_RES	628	0x274	Channel Result				
	ADCB_CH2_SCAN	630	0x276	Input Channel Scan				
	ADCB_CH3_CTRL	632	0x278	Control Register				
	ADCB_CH3_MUXCTRL	633	0x279	MUX Control				
	ADCB_CH3_INTCTRL	634	0x27A	Channel Interrupt Control Register				
	ADCB_CH3_INTFLAGS	635	0x27B	Interrupt Flags				
	ADCB_CH3_RES	636	0x27C	Channel Result				
	ADCB_CH3_SCAN	638	0x27E	Input Channel Scan				
	Interrupt Vectors							
	ADCB_CH0_vect	78		Interrupt 0				
	ADCB_CH1_vect	80		Interrupt 1				
	ADCB_CH2_vect	82		Interrupt 2				
	ADCB_CH3_vect	84	0x54	Interrupt 3				
U				Registers				
ort	AWEXC_CTRL	2176		Control Register				
on P	AWEXC_FDEMASK	2178		Fault Detection Event Mask				
ono	AWEXC_FDCTRL	2179		Fault Detection Control Register				
ensi	AWEXC_STATUS	2180		Status Register				
Ext	AWEXC_STATUSSET	2181		Status Set Register				
orm	AWEXC_DTBOTH	2182		Dead Time Both Sides				
vef	AWEXC_DTBOTHBUF	2183		Dead Time Both Sides Buffer				
Wa	AWEXC_DTLS	2184		Dead Time Low Side				
ced	AWEXC_DTHS	2185		Dead Time Low Side Buffer				
Advanced Waveform Extension on Port	AWEXC_DTLISBUF	2186		Dead Time List Side Buffer				
Ad	AWEXC_DTHSBUF	2187		Dead Time High Side Buffer				
	AWEXC_OUTOVEN	2188		Output Override Enable				
<u>ш</u>	AWEXE_CTRL	2688		Registers Control Register				
n on Port E	AWEXE_CTRL AWEXE_FDEMASK	2690		Fault Detection Event Mask				
on	=							
Ē	AWEXE_FDCTRL	2691	UXA83	Fault Detection Control Register				

Device	Name	Addr ₁₀	Addr ₁₆	Description
ısio	AWEXE_STATUS	2692	0xA84	Status Register
xter	AWEXE_STATUSSET	2693	0xA85	Status Set Register
m E	AWEXE_DTBOTH	2694	0xA86	Dead Time Both Sides
efor	AWEXE_DTBOTHBUF	2695	0xA87	Dead Time Both Sides Buffer
Vavo	AWEXE_DTLS	2696	0xA88	Dead Time Low Side
N pa	AWEXE_DTHS	2697	0xA89	Dead Time High Side
Advanced Waveform Extensio	AWEXE_DTLSBUF	2698	0xA8A	Dead Time Low Side Buffer
Adv	AWEXE_DTHSBUF	2699	0xA8B	Dead Time High Side Buffer
	AWEXE_OUTOVEN	2700	0xA8C	Output Override Enable
	CRC_CTRL	208	0xD0	Control Register
incy	CRC_STATUS	209	0xD1	Status Register
ında	CRC_DATAIN	211	0xD3	Data Input
edu	CRC_CHECKSUM0	212	0xD4	Checksum byte 0
Cyclic Redundancy Check Generator	CRC_CHECKSUM1	213	0xD5	Checksum byte 1
သို့ ဗ	CRC_CHECKSUM2	214	0xD6	Checksum byte 2
	CRC_CHECKSUM3	215	0xD7	Checksum byte 3
				Registers
.em	CLK_CTRL	64	0x40	Control Register
Syst	CLK_PSCTRL	65	0x41	Prescaler Control Register
Clock System	CLK_LOCK	66	0x42	Lock register
כ	CLK_RTCCTRL	67		RTC Control Register
	CLK_USBCTRL	68	0x44	USB Control Register
Digital Frequency Locked Loop (2MHz)				Registers
/ Lo(z	DFLLRC2M_CTRL	104		Control Register
enc)	DFLLRC2M_CALA	106		Calibration Register A
Frequency Loop (2MHz	DFLLRC2M_CALB	107		Calibration Register B
l Fro	DFLLRC2M_COMP0	108		Oscillator Compare Register 0
igita	DFLLRC2M_COMP1	109		Oscillator Compare Register 1
	DFLLRC2M_COMP2	110	0x6E	Oscillator Compare Register 2
Digital Frequency Locked Loop (32MHz)	DELL DOZDA CTC:	2.5	0.55	Registers
y Lo	DFLLRC32M_CTRL	96		Control Register
l Frequency Lo Loop (32MHz)	DFLLRC32M_CALA	98		Calibration Register A
b (3	DFLLRC32M_CALB	99		Calibration Register B
Il Fr	DFLLRC32M_COMP0	100		Oscillator Compare Register 0
igita	DFLLRC32M_COMP1	101		Oscillator Compare Register 1
۵	DFLLRC32M_COMP2	102	0x66	Oscillator Compare Register 2
	CDLL CCD		0.00	Registers Confirmation Change Postantian
	CPU_CCP	52		Configuration Change Protection
S	CPU_RAMPD	56		Ramp D
ster	CPU_RAMPX	57		Ramp X
CPU Registers	CPU_RAMPY	58		Ramp Y
PU 6	CPU_RAMPZ	59		Ramp Z
5	CPU_EIND	60	0x3C	Extended Indirect Jump

Device	Name	Addr ₁₀	Addr ₁₆	Description			
	CPU_SPL	61	0x3D	Stack Pointer Low			
	CPU_SPH	62	0x3E	Stack Pointer High			
	CPU_SREG	63	0x3F	Status Register			
	Registers						
	DACA_CTRLA	768	0x300	Control Register A			
∢	DACA_CTRLB	769	0x301	Control Register B			
Digital to Analog Converter A	DACA_CTRLC	770	0x302	Control Register C			
nve	DACA_EVCTRL	771	0x303	Event Input Control			
9	DACA_TIMCTRL	772	0x304	Timing Control			
alog	DACA_STATUS	773	0x305	Status			
- An	DACA_CH0GAINCAL	776	0x308	Gain Calibration			
al to	DACA_CH0OFFSETCAL	777	0x309	Offset Calibration			
)igit	DACA_CH1GAINCAL	778	0x30A	Gain Calibration			
	DACA_CH1OFFSETCAL	779	0x30B	Offset Calibration			
	DACA_CH0DATA	792	0x318	Channel 0 Data			
	DACA_CH1DATA	794	0x31A	Channel 1 Data			
				Registers			
	DACB_CTRLA	800	0x320	Control Register A			
ω	DACB_CTRLB	801	0x321	Control Register B			
Digital to Analog Converter B	DACB_CTRLC	802	0x322	Control Register C			
nve	DACB_EVCTRL	803	0x323	Event Input Control			
8	DACB_TIMCTRL	804	0x324	Timing Control			
alog	DACB_STATUS	805		Status			
An C	DACB_CH0GAINCAL	808	0x328	Gain Calibration			
al to	DACB_CH0OFFSETCAL	809		Offset Calibration			
)igit	DACB_CH1GAINCAL	810	0x32A	Gain Calibration			
"	DACB_CH1OFFSETCAL	811		Offset Calibration			
	DACB_CH0DATA	824	0x338	Channel 0 Data			
	DACB_CH1DATA	826	0x33A	Channel 1 Data			
				Registers			
	DMA_CTRL	256	0x100	Control			
	DMA_INTFLAGS	259	0x103	Transfer Interrupt Status			
	DMA_STATUS	260	0x104	Status			
	DMA_TEMP	262	0x106	Temporary Register For 1624-bit Access			
	DMA_CH0_CTRLA	272		Channel Control			
	DMA_CH0_CTRLB	273	0x111	Channel Control			
	DMA_CH0_ADDRCTRL	274		Address Control			
	DMA_CH0_TRIGSRC	275		Channel Trigger Source			
	DMA_CH0_TRFCNT	276	0x114	Channel Block Transfer Count			
	DMA_CHO_REPCNT	278	0x116	Channel Repeat Count			
	DMA_CH0_SRCADDR0	280	0x118	Channel Source Address 0			
	DMA_CH0_SRCADDR1	281	0x119	Channel Source Address 1			
	DMA_CH0_SRCADDR2	282	0x11A	Channel Source Address 2			

Device	Name	Addr ₁₀	Addr ₁₆	Description
	DMA_CH0_DESTADDR0	284	0x11C	Channel Destination Address 0
	DMA_CH0_DESTADDR1	285	0x11D	Channel Destination Address 1
	DMA_CH0_DESTADDR2	286	0x11E	Channel Destination Address 2
	DMA_CH1_CTRLA	288	0x120	Channel Control
	DMA_CH1_CTRLB	289	0x121	Channel Control
	DMA_CH1_ADDRCTRL	290	0x122	Address Control
	DMA_CH1_TRIGSRC	291	0x123	Channel Trigger Source
	DMA_CH1_TRFCNT	292	0x124	Channel Block Transfer Count
	DMA_CH1_REPCNT	294	0x126	Channel Repeat Count
	DMA_CH1_SRCADDR0	296	0x128	Channel Source Address 0
	DMA_CH1_SRCADDR1	297	0x129	Channel Source Address 1
	DMA_CH1_SRCADDR2	298	0x12A	Channel Source Address 2
_	DMA_CH1_DESTADDR0	300	0x12C	Channel Destination Address 0
DMA Controller	DMA_CH1_DESTADDR1	301	0x12D	Channel Destination Address 1
ontr	DMA_CH1_DESTADDR2	302	0x12E	Channel Destination Address 2
δ	DMA_CH2_CTRLA	304	0x130	Channel Control
ĎΜ	DMA_CH2_CTRLB	305	0x131	Channel Control
	DMA_CH2_ADDRCTRL	306	0x132	Address Control
	DMA_CH2_TRIGSRC	307	0x133	Channel Trigger Source
	DMA_CH2_TRFCNT	308	0x134	Channel Block Transfer Count
	DMA_CH2_REPCNT	310	0x136	Channel Repeat Count
	DMA_CH2_SRCADDR0	312	0x138	Channel Source Address 0
	DMA_CH2_SRCADDR1	313	0x139	Channel Source Address 1
	DMA_CH2_SRCADDR2	314	0x13A	Channel Source Address 2
	DMA_CH2_DESTADDR0	316	0x13C	Channel Destination Address 0
	DMA_CH2_DESTADDR1	317	0x13D	Channel Destination Address 1
	DMA_CH2_DESTADDR2	318	0x13E	Channel Destination Address 2
	DMA_CH3_CTRLA	320	0x140	Channel Control
	DMA_CH3_CTRLB	321	0x141	Channel Control
	DMA_CH3_ADDRCTRL	322	0x142	Address Control
	DMA_CH3_TRIGSRC	323	0x143	Channel Trigger Source
	DMA_CH3_TRFCNT	324	0x144	Channel Block Transfer Count
	DMA_CH3_REPCNT	326	0x146	Channel Repeat Count
	DMA_CH3_SRCADDR0	328		Channel Source Address 0
	DMA_CH3_SRCADDR1	329		Channel Source Address 1
	DMA_CH3_SRCADDR2	330		Channel Source Address 2
	DMA_CH3_DESTADDR0	332		Channel Destination Address 0
	DMA_CH3_DESTADDR1	333		Channel Destination Address 1
	DMA_CH3_DESTADDR2	334		Channel Destination Address 2
				rrupt Vectors
	DMA_CH0_vect	12		Channel 0 Interrupt
	DMA_CH1_vect	14		Channel 1 Interrupt
	DMA_CH2_vect	16	0x10	Channel 2 Interrupt

ATxmega128A1U

Device	Name	Addr ₁₀	Addr ₁₆	Description		
	DMA_CH3_vect	18	0x12	Channel 3 Interrupt		
				Registers		
	EVSYS_CH0MUX	384	0x180	Event Channel 0 Multiplexer		
	EVSYS_CH1MUX	385	0x181	Event Channel 1 Multiplexer		
	EVSYS_CH2MUX	386	0x182	Event Channel 2 Multiplexer		
	EVSYS_CH3MUX	387	0x183	Event Channel 3 Multiplexer		
	EVSYS_CH4MUX	388	0x184	Event Channel 4 Multiplexer		
	EVSYS_CH5MUX	389	0x185	Event Channel 5 Multiplexer		
_	EVSYS_CH6MUX	390	0x186	Event Channel 6 Multiplexer		
Event System	EVSYS_CH7MUX	391	0x187	Event Channel 7 Multiplexer		
t Sys	EVSYS_CHOCTRL	392	0x188	Channel 0 Control Register		
ven	EVSYS_CH1CTRL	393	0x189	Channel 1 Control Register		
ŭ	EVSYS_CH2CTRL	394	0x18A	Channel 2 Control Register		
	EVSYS_CH3CTRL	395	0x18B	Channel 3 Control Register		
	EVSYS_CH4CTRL	396	0x18C	Channel 4 Control Register		
	EVSYS_CH5CTRL	397	0x18D	Channel 5 Control Register		
	EVSYS_CH6CTRL	398	0x18E	Channel 6 Control Register		
	EVSYS_CH7CTRL	399	0x18F	Channel 7 Control Register		
	EVSYS_STROBE	400	0x190	Event Strobe		
	EVSYS_DATA	401	0x191	Event Data		
		Registers				
	EBI_CTRL	1088	0x440	Control		
	EBI_SDRAMCTRLA	1089	0x441	SDRAM Control Register A		
	EBI_REFRESH	1092	0x444	SDRAM Refresh Period		
	EBI_INITDLY	1094	0x446	SDRAM Initialization Delay		
	EBI_SDRAMCTRLB	1096	0x448	SDRAM Control Register B		
(EBI)	EBI_SDRAMCTRLC	1097	0x449	SDRAM Control Register C		
	EBI_CSO_CTRLA	1104	0x450	Chip Select Control Register A		
terf	EBI_CSO_CTRLB	1105	0x451	Chip Select Control Register B		
External Bus Interface	EBI_CSO_BASEADDR	1106	0x452	Chip Select Base Address		
l Bu	EBI_CS1_CTRLA	1108	0x454	Chip Select Control Register A		
rna	EBI_CS1_CTRLB	1109	0x455	Chip Select Control Register B		
Exte	EBI_CS1_BASEADDR	1110	0x456	Chip Select Base Address		
	EBI_CS2_CTRLA	1112	0x458	Chip Select Control Register A		
	EBI_CS2_CTRLB	1113	0x459	Chip Select Control Register B		
	EBI_CS2_BASEADDR	1114	0x45A	Chip Select Base Address		
	EBI_CS3_CTRLA	1116	0x45C	Chip Select Control Register A		
	EBI_CS3_CTRLB	1117	0x45D	Chip Select Control Register B		
	EBI_CS3_BASEADDR	1118	0x45E	Chip Select Base Address		
ion				Registers		
gh Resolution Extension	HIRESC_CTRLA	2192		Control Register		
h Resoluti Extension	HIRESD_CTRLA	2448		Control Register		
gh F Ext	HIRESE_CTRLA	2704	0xA90	Control Register		

Device	Name	Addr ₁₀	Addr ₁₆	Description		
Ξ̈́	HIRESF_CTRLA	2960	0xB90	Control Register		
				Registers		
IR Com. Module	IRCOM_CTRL	2296	0x8F8	Control Register		
R Co Mod	IRCOM_TXPLCTRL	2297	0x8F9	IrDA Transmitter Pulse Length Control Register		
<u> </u>	IRCOM_RXPLCTRL	2298	0x8FA	IrDA Receiver Pulse Length Control Register		
				Registers		
	MCU_DEVID0	144	0x90	Device ID byte 0		
	MCU_DEVID1	145	0x91	Device ID byte 1		
lo.	MCU_DEVID2	146	0x92	Device ID byte 2		
MCU Control	MCU_REVID	147	0x93	Revision ID		
) 3	MCU_JTAGUID	148	0x94	JTAG User ID		
Σ	MCU_MCUCR	150	0x96	MCU Control		
	MCU_ANAINIT	151	0x97	Analog Startup Delay		
	MCU_EVSYSLOCK	152	0x98	Event System Lock		
	MCU_AWEXLOCK	153	0x99	AWEX Lock		
				Registers		
	NVM_ADDR0	448	0x1C0	Address Register 0		
	NVM_ADDR1	449	0x1C1	Address Register 1		
	NVM_ADDR2	450	0x1C2	Address Register 2		
	NVM_DATA0	452	0x1C4	Data Register 0		
Non-Volatile Memory	NVM_DATA1	453	0x1C5	Data Register 1		
den	NVM_DATA2	454	0x1C6	Data Register 2		
iie -	NVM_CMD	458	0x1CA	Command		
olat	NVM_CTRLA	459	0x1CB	Control Register A		
٦- ا	NVM_CTRLB	460	0x1CC	Control Register B		
8	NVM_INTCTRL	461	0x1CD	Interrupt Control		
	NVM_STATUS	463	0x1CF	Status		
	NVM_LOCKBITS	464	0x1D0	Lock Bits		
				rrupt Vectors		
	NVM_EE_vect	64		EE Interrupt		
	NVM_SPM_vect	66		SPM Interrupt		
				Registers		
	OSC_CTRL	80		Control Register		
<u> </u>	OSC_STATUS	81		Status Register		
Oscillator Control	OSC_XOSCCTRL	82		External Oscillator Control Register		
or C	OSC_XOSCFAIL	83		Oscillator Failure Detection Register		
atr	OSC_RC32KCAL	84		32.768 kHz Internal Oscillator Calibration Register		
Osci	OSC_PLLCTRL	85		PLL Control Register		
	OSC_DFLLCTRL	86		DFLL Control Register		
	000,000			rrupt Vectors		
	OSC_OSCF_vect	2		Oscillator Failure Interrupt (NMI)		
<u> </u>	Registers					

Device	Name	Addr ₁₀	Addr ₁₆	Description
atic	PORTCFG_MPCMASK	176	0xB0	Multi-pin Configuration Mask
gur	PORTCFG_VPCTRLA	178	0xB2	Virtual Port Control Register A
Port Configuratic	PORTCFG_VPCTRLB	179		Virtual Port Control Register B
r O	PORTCFG_CLKEVOUT	180		Clock and Event Out Register
Por	PORTCFG_EVOUTSEL	182		Event Output Select
				Registers
	PORTA_DIR	1536	0x600	IO Port Data Direction
	PORTA_DIRSET	1537	0x601	IO Port Data Direction Set
	PORTA_DIRCLR	1538	0x602	IO Port Data Direction Clear
	PORTA_DIRTGL	1539	0x603	IO Port Data Direction Toggle
	PORTA_OUT	1540	0x604	IO Port Output
	PORTA_OUTSET	1541	0x605	IO Port Output Set
	PORTA_OUTCLR	1542	0x606	IO Port Output Clear
	PORTA_OUTTGL	1543	0x607	IO Port Output Toggle
	PORTA_IN	1544	0x608	IO port Input
	PORTA_INTCTRL	1545	0x609	Interrupt Control Register
	PORTA_INTOMASK	1546	0x60A	Port Interrupt 0 Mask
PORT A	PORTA_INT1MASK	1547	0x60B	Port Interrupt 1 Mask
POF	PORTA_INTFLAGS	1548	0x60C	Interrupt Flag Register
	PORTA_REMAP	1550	0x60E	IO Port Pin Remap Register
	PORTA_PINOCTRL	1552	0x610	Pin 0 Control Register
	PORTA_PIN1CTRL	1553	0x611	Pin 1 Control Register
	PORTA_PIN2CTRL	1554	0x612	Pin 2 Control Register
	PORTA_PIN3CTRL	1555	0x613	Pin 3 Control Register
	PORTA_PIN4CTRL	1556	0x614	Pin 4 Control Register
	PORTA_PIN5CTRL	1557	0x615	Pin 5 Control Register
	PORTA_PIN6CTRL	1558	0x616	Pin 6 Control Register
	PORTA_PIN7CTRL	1559	0x617	Pin 7 Control Register
			Inte	rrupt Vectors
	PORTA_INTO_vect	132		External Interrupt 0
	PORTA_INT1_vect	134	0x86	External Interrupt 1
				Registers
	PORTB_DIR	1568		IO Port Data Direction
	PORTB_DIRSET	1569		IO Port Data Direction Set
	PORTB_DIRCLR	1570		IO Port Data Direction Clear
	PORTB_DIRTGL	1571		IO Port Data Direction Toggle
	PORTB_OUT	1572		IO Port Output
	PORTB_OUTSET	1573		IO Port Output Set
	PORTB_OUTCLR	1574		IO Port Output Clear
	PORTB_OUTTGL	1575		IO Port Output Toggle
	PORTB_IN	1576		IO port Input
	PORTB_INTCTRL	1577		Interrupt Control Register
	PORTB_INTOMASK	1578	0x62A	Port Interrupt 0 Mask

Device	Name	Addr ₁₀	Addr ₁₆	Description
T B	PORTB_INT1MASK	1579	0x62B	Port Interrupt 1 Mask
PORT	PORTB_INTFLAGS	1580	0x62C	Interrupt Flag Register
	PORTB_REMAP	1582	0x62E	IO Port Pin Remap Register
	PORTB_PINOCTRL	1584	0x630	Pin 0 Control Register
	PORTB_PIN1CTRL	1585	0x631	Pin 1 Control Register
	PORTB_PIN2CTRL	1586	0x632	Pin 2 Control Register
	PORTB_PIN3CTRL	1587	0x633	Pin 3 Control Register
	PORTB_PIN4CTRL	1588	0x634	Pin 4 Control Register
	PORTB_PIN5CTRL	1589	0x635	Pin 5 Control Register
	PORTB_PIN6CTRL	1590	0x636	Pin 6 Control Register
	PORTB_PIN7CTRL	1591	0x637	Pin 7 Control Register
			Inte	rrupt Vectors
	PORTB_INTO_vect	68	0x44	External Interrupt 0
	PORTB_INT1_vect	70	0x46	External Interrupt 1
				Registers
	PORTC_DIR	1600	0x640	IO Port Data Direction
	PORTC_DIRSET	1601	0x641	IO Port Data Direction Set
	PORTC_DIRCLR	1602	0x642	IO Port Data Direction Clear
	PORTC_DIRTGL	1603	0x643	IO Port Data Direction Toggle
	PORTC_OUT	1604	0x644	IO Port Output
	PORTC_OUTSET	1605	0x645	IO Port Output Set
	PORTC_OUTCLR	1606	0x646	IO Port Output Clear
	PORTC_OUTTGL	1607	0x647	IO Port Output Toggle
	PORTC_IN	1608	0x648	IO port Input
	PORTC_INTCTRL	1609	0x649	Interrupt Control Register
	PORTC_INTOMASK	1610	0x64A	Port Interrupt 0 Mask
RTC	PORTC_INT1MASK	1611	0x64B	Port Interrupt 1 Mask
РО	PORTC_INTFLAGS	1612	0x64C	Interrupt Flag Register
	PORTC_REMAP	1614	0x64E	IO Port Pin Remap Register
	PORTC_PINOCTRL	1616	0x650	Pin 0 Control Register
	PORTC_PIN1CTRL	1617	0x651	Pin 1 Control Register
	PORTC_PIN2CTRL	1618	0x652	Pin 2 Control Register
	PORTC_PIN3CTRL	1619	0x653	Pin 3 Control Register
	PORTC_PIN4CTRL	1620	0x654	Pin 4 Control Register
	PORTC_PIN5CTRL	1621	0x655	Pin 5 Control Register
	PORTC_PIN6CTRL	1622	0x656	Pin 6 Control Register
	PORTC_PIN7CTRL	1623	0x657	Pin 7 Control Register
			Inte	rrupt Vectors
	PORTC_INT0_vect	4	0x4	External Interrupt 0
	PORTC_INT1_vect	6	0x6	External Interrupt 1
				Registers
	PORTD_DIR	1632	0x660	IO Port Data Direction
	PORTD_DIRSET	1633	0x661	IO Port Data Direction Set

Device	Name	Addr ₁₀	Addr ₁₆	Description
	PORTD_DIRCLR	1634	0x662	IO Port Data Direction Clear
	PORTD_DIRTGL	1635	0x663	IO Port Data Direction Toggle
	PORTD_OUT	1636	0x664	IO Port Output
	PORTD_OUTSET	1637	0x665	IO Port Output Set
	PORTD_OUTCLR	1638	0x666	IO Port Output Clear
	PORTD_OUTTGL	1639	0x667	IO Port Output Toggle
	PORTD_IN	1640	0x668	IO port Input
	PORTD_INTCTRL	1641	0x669	Interrupt Control Register
_	PORTD_INTOMASK	1642	0x66A	Port Interrupt 0 Mask
PORT D	PORTD_INT1MASK	1643	0x66B	Port Interrupt 1 Mask
POF	PORTD_INTFLAGS	1644	0x66C	Interrupt Flag Register
	PORTD_REMAP	1646	0x66E	IO Port Pin Remap Register
	PORTD_PINOCTRL	1648	0x670	Pin 0 Control Register
	PORTD_PIN1CTRL	1649	0x671	Pin 1 Control Register
	PORTD_PIN2CTRL	1650	0x672	Pin 2 Control Register
	PORTD_PIN3CTRL	1651	0x673	Pin 3 Control Register
	PORTD_PIN4CTRL	1652	0x674	Pin 4 Control Register
	PORTD_PIN5CTRL	1653	0x675	Pin 5 Control Register
	PORTD_PIN6CTRL	1654	0x676	Pin 6 Control Register
	PORTD_PIN7CTRL	1655	0x677	Pin 7 Control Register
			Inte	rrupt Vectors
	PORTD_INT0_vect	128	0x80	External Interrupt 0
	PORTD_INT1_vect	130	0x82	External Interrupt 1
				Registers
	PORTE_DIR	1664		IO Port Data Direction
	PORTE_DIRSET	1665		IO Port Data Direction Set
	PORTE_DIRCLR	1666		IO Port Data Direction Clear
	PORTE_DIRTGL	1667		IO Port Data Direction Toggle
	PORTE_OUT	1668		IO Port Output
	PORTE_OUTSET	1669		IO Port Output Set
	PORTE_OUTCLR	1670		IO Port Output Clear
	PORTE_OUTTGL	1671		IO Port Output Toggle
	PORTE_IN	1672		IO port Input
	PORTE_INTCTRL	1673		Interrupt Control Register
ш	PORTE_INTOMASK	1674		Port Interrupt 0 Mask
PORT E	PORTE_INT1MASK	1675		Port Interrupt 1 Mask
- B	PORTE_INTFLAGS	1676		Interrupt Flag Register
	PORTE_REMAP	1678		IO Port Pin Remap Register
	PORTE_PIN0CTRL	1680		Pin 0 Control Register
	PORTE_PIN1CTRL	1681		Pin 1 Control Register
	PORTE_PIN2CTRL	1682		Pin 2 Control Register
	PORTE_PIN3CTRL	1683		Pin 3 Control Register
	PORTE_PIN4CTRL	1684	0x694	Pin 4 Control Register

Device	Name	Addr ₁₀	Addr ₁₆	Description
	PORTE_PIN5CTRL	1685	0x695	Pin 5 Control Register
	PORTE_PIN6CTRL	1686	0x696	Pin 6 Control Register
	PORTE_PIN7CTRL	1687	0x697	Pin 7 Control Register
			Inte	rrupt Vectors
	PORTE_INTO_vect	86	0x56	External Interrupt 0
	PORTE_INT1_vect	88	0x58	External Interrupt 1
				Registers
	PORTF_DIR	1696	0x6A0	IO Port Data Direction
	PORTF_DIRSET	1697	0x6A1	IO Port Data Direction Set
	PORTF_DIRCLR	1698	0x6A2	IO Port Data Direction Clear
	PORTF_DIRTGL	1699	0x6A3	IO Port Data Direction Toggle
	PORTF_OUT	1700	0x6A4	IO Port Output
	PORTF_OUTSET	1701	0x6A5	IO Port Output Set
	PORTF_OUTCLR	1702	0x6A6	IO Port Output Clear
	PORTF_OUTTGL	1703	0x6A7	IO Port Output Toggle
	PORTF_IN	1704	0x6A8	IO port Input
	PORTF_INTCTRL	1705	0x6A9	Interrupt Control Register
	PORTF_INTOMASK	1706	0x6AA	Port Interrupt 0 Mask
PORT F	PORTF_INT1MASK	1707	0x6AB	Port Interrupt 1 Mask
<u> </u>	PORTF_INTFLAGS	1708	0x6AC	Interrupt Flag Register
	PORTF_REMAP	1710	0x6AE	IO Port Pin Remap Register
	PORTF_PINOCTRL	1712	0x6B0	Pin 0 Control Register
	PORTF_PIN1CTRL	1713	0x6B1	Pin 1 Control Register
	PORTF_PIN2CTRL	1714	0x6B2	Pin 2 Control Register
	PORTF_PIN3CTRL	1715	0x6B3	Pin 3 Control Register
	PORTF_PIN4CTRL	1716	0x6B4	Pin 4 Control Register
	PORTF_PIN5CTRL	1717	0x6B5	Pin 5 Control Register
	PORTF_PIN6CTRL	1718	0x6B6	Pin 6 Control Register
	PORTF_PIN7CTRL	1719	0x6B7	Pin 7 Control Register
			Inte	rrupt Vectors
	PORTF_INT0_vect	208	0xD0	External Interrupt 0
	PORTF_INT1_vect	210	0xD2	External Interrupt 1
				Registers
	PORTH_DIR	1760	0x6E0	IO Port Data Direction
	PORTH_DIRSET	1761	0x6E1	IO Port Data Direction Set
	PORTH_DIRCLR	1762	0x6E2	IO Port Data Direction Clear
	PORTH_DIRTGL	1763		IO Port Data Direction Toggle
	PORTH_OUT	1764	0x6E4	IO Port Output
	PORTH_OUTSET	1765	0x6E5	IO Port Output Set
	PORTH_OUTCLR	1766	0x6E6	IO Port Output Clear
	PORTH_OUTTGL	1767	0x6E7	IO Port Output Toggle
	PORTH_IN	1768	0x6E8	IO port Input
	PORTH_INTCTRL	1769	0x6E9	Interrupt Control Register

Device	Name	Addr ₁₀	Addr ₁₆	Description
	PORTH_INTOMASK	1770	0x6EA	Port Interrupt 0 Mask
Ξ	PORTH_INT1MASK	1771	0x6EB	Port Interrupt 1 Mask
PORT H	PORTH_INTFLAGS	1772	0x6EC	Interrupt Flag Register
_	PORTH_REMAP	1774	0x6EE	IO Port Pin Remap Register
	PORTH_PINOCTRL	1776	0x6F0	Pin 0 Control Register
	PORTH_PIN1CTRL	1777	0x6F1	Pin 1 Control Register
	PORTH_PIN2CTRL	1778	0x6F2	Pin 2 Control Register
	PORTH_PIN3CTRL	1779	0x6F3	Pin 3 Control Register
	PORTH_PIN4CTRL	1780	0x6F4	Pin 4 Control Register
	PORTH_PIN5CTRL	1781	0x6F5	Pin 5 Control Register
	PORTH_PIN6CTRL	1782	0x6F6	Pin 6 Control Register
	PORTH_PIN7CTRL	1783	0x6F7	Pin 7 Control Register
			Inte	rrupt Vectors
	PORTH_INTO_vect	192	0xC0	External Interrupt 0
	PORTH_INT1_vect	194	0xC2	External Interrupt 1
				Registers
	PORTJ_DIR	1792	0x700	IO Port Data Direction
	PORTJ_DIRSET	1793	0x701	IO Port Data Direction Set
	PORTJ_DIRCLR	1794	0x702	IO Port Data Direction Clear
	PORTJ_DIRTGL	1795	0x703	IO Port Data Direction Toggle
	PORTJ_OUT	1796	0x704	IO Port Output
	PORTJ_OUTSET	1797	0x705	IO Port Output Set
	PORTJ_OUTCLR	1798	0x706	IO Port Output Clear
	PORTJ_OUTTGL	1799	0x707	IO Port Output Toggle
	PORTJ_IN	1800	0x708	IO port Input
	PORTJ_INTCTRL	1801	0x709	Interrupt Control Register
_	PORTJ_INTOMASK	1802		Port Interrupt 0 Mask
PORT	PORTJ_INT1MASK	1803		Port Interrupt 1 Mask
P0	PORTJ_INTFLAGS	1804		Interrupt Flag Register
	PORTJ_REMAP	1806		IO Port Pin Remap Register
	PORTJ_PINOCTRL	1808		Pin 0 Control Register
	PORTJ_PIN1CTRL	1809		Pin 1 Control Register
	PORTJ_PIN2CTRL	1810		Pin 2 Control Register
	PORTJ_PIN3CTRL	1811		Pin 3 Control Register
	PORTJ_PIN4CTRL	1812		Pin 4 Control Register
	PORTJ_PIN5CTRL	1813		Pin 5 Control Register
	PORTJ_PIN6CTRL	1814		Pin 6 Control Register
	PORTJ_PIN7CTRL	1815		Pin 7 Control Register
	DODTI INITO	400		rrupt Vectors
	PORTJ_INTO_vect	196		External Interrupt 0
	PORTJ_INT1_vect	198	UXC6	External Interrupt 1
	2027/ 2/2	455	0 ====	Registers
	PORTK_DIR	1824	0x720	IO Port Data Direction

PORTK_INTO_vect 200 0xC8 External Interrupt 0						

Device	Name	Addr ₁₀	Addr ₁₆	Description		
	PORTQ_PIN4CTRL	2004	0x7D4	Pin 4 Control Register		
	PORTQ_PIN5CTRL	2005	0x7D5	Pin 5 Control Register		
	PORTQ_PIN6CTRL	2006	0x7D6	Pin 6 Control Register		
	PORTQ_PIN7CTRL	2007	0x7D7	Pin 7 Control Register		
			Inte	rrupt Vectors		
	PORTQ_INT0_vect	188	0xBC	External Interrupt 0		
	PORTQ_INT1_vect	190	0xBE	External Interrupt 1		
	Registers					
	PORTR_DIR	2016	0x7E0	IO Port Data Direction		
	PORTR_DIRSET	2017	0x7E1	IO Port Data Direction Set		
	PORTR_DIRCLR	2018	0x7E2	IO Port Data Direction Clear		
	PORTR_DIRTGL	2019	0x7E3	IO Port Data Direction Toggle		
	PORTR_OUT	2020	0x7E4	IO Port Output		
	PORTR_OUTSET	2021	0x7E5	IO Port Output Set		
	PORTR_OUTCLR	2022	0x7E6	IO Port Output Clear		
	PORTR_OUTTGL	2023	0x7E7	IO Port Output Toggle		
	PORTR_IN	2024	0x7E8	IO port Input		
	PORTR_INTCTRL	2025	0x7E9	Interrupt Control Register		
	PORTR_INTOMASK	2026	0x7EA	Port Interrupt 0 Mask		
PORT R	PORTR_INT1MASK	2027	0x7EB	Port Interrupt 1 Mask		
PO	PORTR_INTFLAGS	2028	0x7EC	Interrupt Flag Register		
	PORTR_REMAP	2030	0x7EE	IO Port Pin Remap Register		
	PORTR_PINOCTRL	2032	0x7F0	Pin 0 Control Register		
	PORTR_PIN1CTRL	2033	0x7F1	Pin 1 Control Register		
	PORTR_PIN2CTRL	2034	0x7F2	Pin 2 Control Register		
	PORTR_PIN3CTRL	2035	0x7F3	Pin 3 Control Register		
	PORTR_PIN4CTRL	2036	0x7F4	Pin 4 Control Register		
	PORTR_PIN5CTRL	2037	0x7F5	Pin 5 Control Register		
	PORTR_PIN6CTRL	2038	0x7F6	Pin 6 Control Register		
	PORTR_PIN7CTRL	2039	0x7F7	Pin 7 Control Register		
				rrupt Vectors		
	PORTR_INTO_vect	8		External Interrupt 0		
	PORTR_INT1_vect	10		External Interrupt 1		
				Registers		
PMIC	PMIC_STATUS	160	0xA0	Status Register		
┛	PMIC_INTPRI	161		Interrupt Priority		
	PMIC_CTRL	162	0xA2	Control Register		
		1		Registers		
L E	PR_PRGEN	112	0x70	General Power Reduction		
uctic	PR_PRPA	113		Power Reduction Port A		
	PR_PRPB	114		Power Reduction Port B		
ower Reduction	PR_PRPC	115		Power Reduction Port C		
vo	PR_PRPD	116	0x74	Power Reduction Port D		

Device	Name	Addr ₁₀	Addr ₁₆	Description				
т.	PR_PRPE	117	0x75	Power Reduction Port E				
	PR_PRPF	118	0x76	Power Reduction Port F				
ب ب	Registers							
Reset Cont.	RST_STATUS	120	0x78	Status Register				
F 0	RST_CTRL	121	0x79	Control Register				
				Registers				
	RTC_CTRL	1024	0x400	Control Register				
	RTC_STATUS	1025	0x401	Status Register				
	RTC_INTCTRL	1026	0x402	Interrupt Control Register				
Real Time Clock	RTC_INTFLAGS	1027	0x403	Interrupt Flags				
ne C	RTC_TEMP	1028	0x404	Temporary register				
į	RTC_CNT	1032	0x408	Count Register				
Rea	RTC_PER	1034	0x40A	Period Register				
	RTC_COMP	1036	0x40C	Compare Register				
		1	Inte	rrupt Vectors				
	RTC_COMP_vect	22	0x16	Compare Interrupt				
	RTC_OVF_vect	20	0x14	Overflow Interrupt				
		1		Registers				
la	SPIC_CTRL	2240	0x8C0	Control Register				
ial Periphe Interface C	SPIC_INTCTRL	2241	0x8C1	Interrupt Control Register				
Per	SPIC_STATUS	2242		Status Register				
Serial Peripheral Interface C	SPIC_DATA	2243	0x8C3	Data Register				
S			Inte	rrupt Vectors				
	SPIC_INT_vect	48	0x30	SPI Interrupt				
				Registers				
eral	SPID_CTRL	2496	0x9C0	Control Register				
ripheral Ice D	SPID_INTCTRL	2497		Interrupt Control Register				
rial Peri Interfa	SPID_STATUS	2498		Status Register				
Serial Per Interfa	SPID_DATA	2499		Data Register				
×				errupt Vectors				
	SPID_INT_vect	174	0xAE	SPI Interrupt				
		1		Registers				
eral	SPIE_CTRL	2752		Control Register				
ipho ipho	SPIE_INTCTRL	2753		Interrupt Control Register				
ial Periphe Interface E	SPIE_STATUS	2754		Status Register				
Serial Peripheral Interface E	SPIE_DATA	2755		Data Register				
Š		1		errupt Vectors				
	SPIE_INT_vect	114	0x72	SPI Interrupt				
				Registers				
۳ eral	SPIF_CTRL	3008		Control Register				
iph.	SPIF_INTCTRL	3009		Interrupt Control Register				
rial Peripheral Interface F	SPIF_STATUS	3010		Status Register				
rial Int	SPIF_DATA	3011		Data Register				

Device	Name	Addr ₁₀	Addr ₁₆	Description				
Sei				errupt Vectors				
	SPIF_INT_vect	236		SPI Interrupt				
- :	Registers							
Slp Cntr.	SLEEP_CTRL	72		Control Register				
	_			Registers				
	TCC0_CTRLA	2048	0x800	Control Register A				
	TCCO_CTRLB	2049	0x801	Control Register B				
	TCCO_CTRLC	2050	0x802	Control register C				
	TCC0_CTRLD	2051	0x803	Control Register D				
	TCCO_CTRLE	2052	0x804	Control Register E				
	TCC0_INTCTRLA	2054	0x806	Interrupt Control Register A				
	TCC0_INTCTRLB	2055	0x807	Interrupt Control Register B				
	TCC0_CTRLFCLR	2056	0x808	Control Register F Clear				
	TCCO_CTRLFSET	2057	0x809	Control Register F Set				
	TCC0_CTRLGCLR	2058	0x80A	Control Register G Clear				
	TCC0_CTRLGSET	2059	0x80B	Control Register G Set				
ပ္	TCC0_INTFLAGS	2060	0x80C	Interrupt Flag Register				
Port	TCC0_TEMP	2063	0x80F	Temporary Register For 16-bit Access				
uo	TCCO_CNT	2080	0x820	Count				
Timer/Counter 0 on Port C	TCC0_PER	2086	0x826	Period				
l m	TCCO_CCA	2088	0x828	Compare or Capture A				
2	TCC0_CCB	2090		Compare or Capture B				
ime	TCC0_CCC	2092		Compare or Capture C				
-	TCC0_CCD	2094		Compare or Capture D				
	TCC0_PERBUF	2102		Period Buffer				
	TCC0_CCABUF	2104		Compare Or Capture A Buffer				
	TCC0_CCBBUF	2106		Compare Or Capture B Buffer				
	TCC0_CCCBUF	2108		Compare Or Capture C Buffer				
	TCC0_CCDBUF	2110		Compare Or Capture D Buffer				
		1 00		errupt Vectors				
	TCC0_CCA_vect	32		Compare or Capture A Interrupt				
	TCCO_CCB_vect	34		Compare or Capture B Interrupt				
	TCC0_CCC_vect	36		Compare or Capture C Interrupt				
	TCCO_CCD_vect	38		Compare or Capture D Interrupt				
	TCC0_ERR_vect	30		Error Interrupt				
	TCC0_OVF_vect	28	UXIC	Overflow Interrupt				
	TCC1 CTPLA	2112	0v040	Registers Control Pogistor A				
	TCC1_CTRLA	2112		Control Register A				
	TCC1_CTRLB	2113		Control register C				
	TCC1_CTRLC TCC1_CTRLD	2114 2115		Control register C Control Register D				
	TCC1_CTRLE	2115		Control Register E				
	TCC1_INTCTRLA	2118		Interrupt Control Register A				
I	LICCT_INICIALA	7110	0.040	interrupt control negister A				

Device	Name	Addr ₁₀	Addr ₁₆	Description
	TCC1_INTCTRLB	2119	0x847	Interrupt Control Register B
	TCC1_CTRLFCLR	2120	0x848	Control Register F Clear
ပ	TCC1_CTRLFSET	2121	0x849	Control Register F Set
ort	TCC1_CTRLGCLR	2122	0x84A	Control Register G Clear
on F	TCC1_CTRLGSET	2123	0x84B	Control Register G Set
er 1	TCC1_INTFLAGS	2124	0x84C	Interrupt Flag Register
Timer/Counter 1 on Port C	TCC1_TEMP	2127	0x84F	Temporary Register For 16-bit Access
)Co	TCC1_CNT	2144	0x860	Count
mer	TCC1_PER	2150	0x866	Period
=	TCC1_CCA	2152	0x868	Compare or Capture A
	TCC1_CCB	2154	0x86A	Compare or Capture B
	TCC1_PERBUF	2166	0x876	Period Buffer
	TCC1_CCABUF	2168	0x878	Compare Or Capture A Buffer
	TCC1_CCBBUF	2170	0x87A	Compare Or Capture B Buffer
			Inte	rrupt Vectors
	TCC1_CCA_vect	44	0x2C	Compare or Capture A Interrupt
	TCC1_CCB_vect	46	0x2E	Compare or Capture B Interrupt
	TCC1_ERR_vect	42	0x2A	Error Interrupt
	TCC1_OVF_vect	40	0x28	Overflow Interrupt
				Registers
	TCC2_CTRLA	2048	0x800	Control Register A
	TCC2_CTRLB	2049		Control Register B
	TCC2_CTRLC	2050		Control register C
	TCC2_CTRLE	2052		Control Register E
	TCC2_INTCTRLA	2054		Interrupt Control Register A
	TCC2_INTCTRLB	2055		Interrupt Control Register B
	TCC2_CTRLF	2057		Control Register F
	TCC2_INTFLAGS	2060		Interrupt Flag Register
	TCC2_LCNT	2080		Low Byte Count
r C	TCC2_HCNT	2081		High Byte Count
Pol	TCC2_LPER	2086		Low Byte Period
2 on	TCC2_HPER	2087		High Byte Period
ter	TCC2_LCMPA	2088		Low Byte Compare A
uno	TCC2_HCMPA	2089		High Byte Compare A
er/c	TCC2_LCMPB	2090		Low Byte Compare B
Timer/Counter 2 on Port C	TCC2_HCMPB	2091		High Byte Compare B
	TCC2_LCMPC	2092		Low Byte Compare C
	TCC2_HCMPC	2093		High Byte Compare C
	TCC2_LCMPD	2094		Low Byte Compare D
	TCC2_HCMPD	2095		High Byte Compare D
	TCC2 IIIINE	20		rrupt Vectors
	TCC2_HUNF_vect	30 22		High Byte Underflow Interrupt
	TCC2_LCMPA_vect	32	0x20	Low Byte Compare A Interrupt

Device	Name	Addr ₁₀	Addr ₁₆	Description		
	TCC2_LCMPB_vect	34	0x22	Low Byte Compare B Interrupt		
	TCC2_LCMPC_vect	36	0x24	Low Byte Compare C Interrupt		
	TCC2_LCMPD_vect	38	0x26	Low Byte Compare D Interrupt		
	TCC2_LUNF_vect	28	0x1C	Low Byte Underflow Interrupt		
				Registers		
	TCD0_CTRLA	2304	0x900	Control Register A		
	TCD0_CTRLB	2305	0x901	Control Register B		
	TCD0_CTRLC	2306	0x902	Control register C		
	TCD0_CTRLD	2307	0x903	Control Register D		
	TCD0_CTRLE	2308	0x904	Control Register E		
	TCD0_INTCTRLA	2310	0x906	Interrupt Control Register A		
	TCD0_INTCTRLB	2311	0x907	Interrupt Control Register B		
	TCD0_CTRLFCLR	2312	0x908	Control Register F Clear		
	TCD0_CTRLFSET	2313	0x909	Control Register F Set		
	TCD0_CTRLGCLR	2314	0x90A	Control Register G Clear		
	TCD0_CTRLGSET	2315	0x90B	Control Register G Set		
۵	TCD0_INTFLAGS	2316	0x90C	Interrupt Flag Register		
Port	TCD0_TEMP	2319	0x90F	Temporary Register For 16-bit Access		
on	TCD0_CNT	2336	0x920	Count		
er 0	TCD0_PER	2342	0x926	Period		
unţ	TCD0_CCA	2344	0x928	Compare or Capture A		
Timer/Counter 0 on Port D	TCD0_CCB	2346	0x92A	Compare or Capture B		
mer	TCD0_CCC	2348	0x92C	Compare or Capture C		
	TCD0_CCD	2350	0x92E	Compare or Capture D		
	TCD0_PERBUF	2358	0x936	Period Buffer		
	TCD0_CCABUF	2360	0x938	Compare Or Capture A Buffer		
	TCD0_CCBBUF	2362	0x93A	Compare Or Capture B Buffer		
	TCD0_CCCBUF	2364	0x93C	Compare Or Capture C Buffer		
	TCD0_CCDBUF	2366	0x93E	Compare Or Capture D Buffer		
			Interrupt Vectors			
	TCD0_CCA_vect	158	0x9E	Compare or Capture A Interrupt		
	TCD0_CCB_vect	160	0xA0	Compare or Capture B Interrupt		
	TCD0_CCC_vect	162	0xA2	Compare or Capture C Interrupt		
	TCD0_CCD_vect	164	0xA4	Compare or Capture D Interrupt		
	TCD0_ERR_vect	156		Error Interrupt		
	TCD0_OVF_vect	154	0x9A	Overflow Interrupt		
		-	_	Registers		
	TCD1_CTRLA	2368	0x940			
	TCD1_CTRLB	2369		Control Register B		
	TCD1_CTRLC	2370		Control register C		
	TCD1_CTRLD	2371		Control Register D		
	TCD1_CTRLE	2372		Control Register E		
	TCD1_INTCTRLA	2374	0x946	Interrupt Control Register A		

Device	Name	Addr ₁₀	Addr ₁₆	Description			
	TCD1_INTCTRLB	2375	0x947	Interrupt Control Register B			
	TCD1_CTRLFCLR	2376		Control Register F Clear			
	TCD1_CTRLFSET	2377		Control Register F Set			
ort	TCD1_CTRLGCLR	2378	0x94A	Control Register G Clear			
Timer/Counter 1 on Port D	TCD1_CTRLGSET	2379	0x94B	Control Register G Set			
r 1 c	TCD1_INTFLAGS	2380	0x94C	Interrupt Flag Register			
ınte	TCD1_TEMP	2383	0x94F	Temporary Register For 16-bit Access			
/Cor	TCD1_CNT	2400	0x960	Count			
ner,	TCD1_PER	2406	0x966	Period			
‡	TCD1_CCA	2408	0x968	Compare or Capture A			
	TCD1_CCB	2410	0x96A	Compare or Capture B			
	TCD1_PERBUF	2422	0x976	Period Buffer			
	TCD1_CCABUF	2424	0x978	Compare Or Capture A Buffer			
	TCD1_CCBBUF	2426	0x97A	Compare Or Capture B Buffer			
			Inte	rrupt Vectors			
	TCD1_CCA_vect	170	0xAA	Compare or Capture A Interrupt			
	TCD1_CCB_vect	172	0xAC	Compare or Capture B Interrupt			
	TCD1_ERR_vect	168	0xA8	Error Interrupt			
	TCD1_OVF_vect	166	0xA6	Overflow Interrupt			
	Registers						
	TCD2_CTRLA	2304	0x900	Control Register A			
	TCD2_CTRLB	2305	0x901	Control Register B			
	TCD2_CTRLC	2306	0x902	Control register C			
	TCD2_CTRLE	2308	0x904	Control Register E			
	TCD2_INTCTRLA	2310		Interrupt Control Register A			
	TCD2_INTCTRLB	2311		Interrupt Control Register B			
	TCD2_CTRLF	2313		Control Register F			
	TCD2_INTFLAGS	2316		Interrupt Flag Register			
	TCD2_LCNT	2336		Low Byte Count			
t D	TCD2_HCNT	2337		High Byte Count			
Por	TCD2_LPER	2342		Low Byte Period			
2 on	TCD2_HPER	2343		High Byte Period			
ter 2	TCD2_LCMPA	2344		Low Byte Compare A			
uno	TCD2_HCMPA	2345		High Byte Compare A			
Timer/Counter 2 on Port D	TCD2_LCMPB	2346		Low Byte Compare B			
ime	TCD2_HCMPB	2347		High Byte Compare B			
	TCD2_LCMPC	2348		Low Byte Compare C			
	TCD2_HCMPC	2349		High Byte Compare C			
	TCD2_LCMPD	2350		Low Byte Compare D			
	TCD2_HCMPD	2351		High Byte Compare D			
	TCD2 IIIINE	150		rrupt Vectors			
	TCD2_HUNF_vect	156		High Byte Underflow Interrupt			
	TCD2_LCMPA_vect	158	Ux9E	Low Byte Compare A Interrupt			

Device	Name	Addr ₁₀	Addr ₁₆	Description				
	TCD2_LCMPB_vect	160	0xA0	Low Byte Compare B Interrupt				
	TCD2_LCMPC_vect	162	0xA2	Low Byte Compare C Interrupt				
	TCD2_LCMPD_vect	164	0xA4	Low Byte Compare D Interrupt				
	TCD2_LUNF_vect	154	0x9A	Low Byte Underflow Interrupt				
	Registers							
	TCEO_CTRLA	2560	0xA00	Control Register A				
	TCEO_CTRLB	2561	0xA01	Control Register B				
	TCEO_CTRLC	2562	0xA02	Control register C				
	TCEO_CTRLD	2563	0xA03	Control Register D				
	TCEO_CTRLE	2564	0xA04	Control Register E				
	TCE0_INTCTRLA	2566	0xA06	Interrupt Control Register A				
	TCEO_INTCTRLB	2567	0xA07	Interrupt Control Register B				
	TCEO_CTRLFCLR	2568	0xA08	Control Register F Clear				
	TCEO_CTRLFSET	2569	0xA09	Control Register F Set				
	TCEO_CTRLGCLR	2570	0xA0A	Control Register G Clear				
	TCEO_CTRLGSET	2571	0xA0B	Control Register G Set				
ш	TCE0_INTFLAGS	2572	0xA0C	Interrupt Flag Register				
Port	TCE0_TEMP	2575	0xA0F	Temporary Register For 16-bit Access				
6	TCEO_CNT	2592	0xA20	Count				
er 0	TCEO_PER	2598	0xA26	Period				
unt	TCEO_CCA	2600	0xA28	Compare or Capture A				
Timer/Counter 0 on Port E	TCEO_CCB	2602	0xA2A	Compare or Capture B				
mei	TCEO_CCC	2604	0xA2C	Compare or Capture C				
ï	TCEO_CCD	2606	0xA2E	Compare or Capture D				
	TCEO_PERBUF	2614	0xA36	Period Buffer				
	TCE0_CCABUF	2616	0xA38	Compare Or Capture A Buffer				
	TCE0_CCBBUF	2618	0xA3A	Compare Or Capture B Buffer				
	TCE0_CCCBUF	2620	0xA3C	Compare Or Capture C Buffer				
	TCE0_CCDBUF	2622	0xA3E	Compare Or Capture D Buffer				
		T		errupt Vectors				
	TCE0_CCA_vect	98		Compare or Capture A Interrupt				
	TCE0_CCB_vect	100	0x64	Compare or Capture B Interrupt				
	TCE0_CCC_vect	102	0x66	Compare or Capture C Interrupt				
	TCE0_CCD_vect	104		Compare or Capture D Interrupt				
	TCE0_ERR_vect	96	0x60	Error Interrupt				
	TCE0_OVF_vect	94	0x5E	Overflow Interrupt				
				Registers				
	TCE1_CTRLA	2624		Control Register A				
	TCE1_CTRLB	2625		Control Register B				
	TCE1_CTRLC	2626		Control register C				
	TCE1_CTRLD	2627		Control Register D				
	TCE1_CTRLE	2628		Control Register E				
	TCE1_INTCTRLA	2630	0xA46	Interrupt Control Register A				

Device	Name	Addr ₁₀	Addr ₁₆	Description
	TCE1_INTCTRLB	2631	0xA47	Interrupt Control Register B
	TCE1_CTRLFCLR	2632	0xA48	Control Register F Clear
ш	TCE1_CTRLFSET	2633	0xA49	Control Register F Set
Timer/Counter 1 on Port E	TCE1_CTRLGCLR	2634	0xA4A	Control Register G Clear
on P	TCE1_CTRLGSET	2635	0xA4B	Control Register G Set
r 1 c	TCE1_INTFLAGS	2636	0xA4C	Interrupt Flag Register
unte	TCE1_TEMP	2639	0xA4F	Temporary Register For 16-bit Access
Coı	TCE1_CNT	2656	0xA60	Count
ner,	TCE1_PER	2662	0xA66	Period
	TCE1_CCA	2664	0xA68	Compare or Capture A
	TCE1_CCB	2666	0xA6A	Compare or Capture B
	TCE1_PERBUF	2678	0xA76	Period Buffer
	TCE1_CCABUF	2680	0xA78	Compare Or Capture A Buffer
	TCE1_CCBBUF	2682	0xA7A	Compare Or Capture B Buffer
			Inte	rrupt Vectors
	TCE1_CCA_vect	110	0x6E	Compare or Capture A Interrupt
	TCE1_CCB_vect	112	0x70	Compare or Capture B Interrupt
	TCE1_ERR_vect	108	0x6C	Error Interrupt
	TCE1_OVF_vect	106	0x6A	Overflow Interrupt
				Registers
	TCE2_CTRLA	2560	0xA00	Control Register A
	TCE2_CTRLB	2561	0xA01	Control Register B
	TCE2_CTRLC	2562	0xA02	Control register C
	TCE2_CTRLE	2564	0xA04	Control Register E
	TCE2_INTCTRLA	2566		Interrupt Control Register A
	TCE2_INTCTRLB	2567		Interrupt Control Register B
	TCE2_CTRLF	2569		Control Register F
	TCE2_INTFLAGS	2572		Interrupt Flag Register
	TCE2_LCNT	2592		Low Byte Count
H H	TCE2_HCNT	2593		High Byte Count
Timer/Counter 2 on Port E	TCE2_LPER	2598		Low Byte Period
2 on	TCE2_HPER	2599		High Byte Period
ter ?	TCE2_LCMPA	2600		Low Byte Compare A
uno	TCE2_HCMPA	2601		High Byte Compare A
ir/C	TCE2_LCMPB	2602		Low Byte Compare B
ime	TCE2_HCMPB	2603		High Byte Compare B
	TCE2_LCMPC	2604		Low Byte Compare C
	TCE2_HCMPC	2605		High Byte Compare C
	TCE2_LCMPD	2606		Low Byte Compare D
	TCE2_HCMPD	2607		High Byte Compare D
		0.0		rrupt Vectors
	TCE2_HUNF_vect	96		High Byte Underflow Interrupt
	TCE2_LCMPA_vect	98	0x62	Low Byte Compare A Interrupt

ATxmega128A1U

Device	Name	Addr ₁₀	Addr ₁₆	Description
	TCE2_LCMPB_vect	100	0x64	Low Byte Compare B Interrupt
	TCE2_LCMPC_vect	102	0x66	Low Byte Compare C Interrupt
	TCE2_LCMPD_vect	104		Low Byte Compare D Interrupt
	TCE2_LUNF_vect	94	0x5E	Low Byte Underflow Interrupt
				Registers
	TCF0_CTRLA	2816	0xB00	Control Register A
	TCF0_CTRLB	2817	0xB01	Control Register B
	TCF0_CTRLC	2818	0xB02	Control register C
	TCF0_CTRLD	2819	0xB03	Control Register D
	TCF0_CTRLE	2820	0xB04	Control Register E
	TCF0_INTCTRLA	2822	0xB06	Interrupt Control Register A
	TCF0_INTCTRLB	2823	0xB07	Interrupt Control Register B
	TCF0_CTRLFCLR	2824	0xB08	Control Register F Clear
	TCF0_CTRLFSET	2825	0xB09	Control Register F Set
	TCF0_CTRLGCLR	2826	0xB0A	Control Register G Clear
	TCF0_CTRLGSET	2827	0xB0B	Control Register G Set
ш.	TCF0_INTFLAGS	2828	0xB0C	Interrupt Flag Register
Port	TCF0_TEMP	2831	0xB0F	Temporary Register For 16-bit Access
o	TCF0_CNT	2848	0xB20	Count
Timer/Counter 0 on Port F	TCF0_PER	2854	0xB26	Period
unt	TCF0_CCA	2856	0xB28	Compare or Capture A
),c	TCF0_CCB	2858	0xB2A	Compare or Capture B
mei	TCF0_CCC	2860	0xB2C	Compare or Capture C
 =	TCF0_CCD	2862	0xB2E	Compare or Capture D
	TCF0_PERBUF	2870	0xB36	Period Buffer
	TCF0_CCABUF	2872	0xB38	Compare Or Capture A Buffer
	TCF0_CCBBUF	2874	0xB3A	Compare Or Capture B Buffer
	TCF0_CCCBUF	2876	0xB3C	Compare Or Capture C Buffer
	TCF0_CCDBUF	2878	0xB3E	Compare Or Capture D Buffer
				rrupt Vectors
	TCF0_CCA_vect	220		Compare or Capture A Interrupt
	TCF0_CCB_vect	222		Compare or Capture B Interrupt
	TCF0_CCC_vect	224		Compare or Capture C Interrupt
	TCF0_CCD_vect	226		Compare or Capture D Interrupt
	TCF0_ERR_vect	218		Error Interrupt
	TCF0_OVF_vect	216	0xD8	Overflow Interrupt
				Registers
	TCF1_CTRLA	2880	0xB40	
	TCF1_CTRLB	2881		Control Register B
	TCF1_CTRLC	2882		Control register C
	TCF1_CTRLD	2883		Control Register D
	TCF1_CTRLE	2884		Control Register E
	TCF1_INTCTRLA	2886	0xB46	Interrupt Control Register A

Device	Name	Addr ₁₀	Addr ₁₆	Description
	TCF1_INTCTRLB	2887	0xB47	Interrupt Control Register B
	TCF1_CTRLFCLR	2888	0xB48	Control Register F Clear
ш	TCF1_CTRLFSET	2889	0xB49	Control Register F Set
ort	TCF1_CTRLGCLR	2890	0xB4A	Control Register G Clear
on F	TCF1_CTRLGSET	2891	0xB4B	Control Register G Set
er 1	TCF1_INTFLAGS	2892	0xB4C	Interrupt Flag Register
unte	TCF1_TEMP	2895	0xB4F	Temporary Register For 16-bit Access
)/co	TCF1_CNT	2912	0xB60	Count
Timer/Counter 1 on Port F	TCF1_PER	2918	0xB66	Period
=	TCF1_CCA	2920	0xB68	Compare or Capture A
	TCF1_CCB	2922	0xB6A	Compare or Capture B
	TCF1_PERBUF	2934	0xB76	Period Buffer
	TCF1_CCABUF	2936	0xB78	Compare Or Capture A Buffer
	TCF1_CCBBUF	2938	0xB7A	Compare Or Capture B Buffer
			Inte	rrupt Vectors
	TCF1_CCA_vect	232	0xE8	Compare or Capture A Interrupt
	TCF1_CCB_vect	234	0xEA	Compare or Capture B Interrupt
	TCF1_ERR_vect	230	0xE6	Error Interrupt
	TCF1_OVF_vect	228	0xE4	Overflow Interrupt
				Registers
	TCF2_CTRLA	2816	0xB00	Control Register A
	TCF2_CTRLB	2817	0xB01	Control Register B
	TCF2_CTRLC	2818		Control register C
	TCF2_CTRLE	2820		Control Register E
	TCF2_INTCTRLA	2822		Interrupt Control Register A
	TCF2_INTCTRLB	2823		Interrupt Control Register B
	TCF2_CTRLF	2825	0xB09	Control Register F
	TCF2_INTFLAGS	2828		Interrupt Flag Register
	TCF2_LCNT	2848	0xB20	Low Byte Count
Ψ Ψ	TCF2_HCNT	2849		High Byte Count
Pol	TCF2_LPER	2854		Low Byte Period
2 on	TCF2_HPER	2855		High Byte Period
ter ?	TCF2_LCMPA	2856		Low Byte Compare A
uno	TCF2_HCMPA	2857		High Byte Compare A
er/c	TCF2_LCMPB	2858		Low Byte Compare B
Timer/Counter 2 on Port F	TCF2_HCMPB	2859		High Byte Compare B
-	TCF2_LCMPC	2860		Low Byte Compare C
	TCF2_HCMPC	2861		High Byte Compare C
	TCF2_LCMPD	2862		Low Byte Compare D
	TCF2_HCMPD	2863		High Byte Compare D
	TOTA LILING wast	210		rrupt Vectors
	TCF2_HUNF_vect	218		High Byte Underflow Interrupt
	TCF2_LCMPA_vect	220	UXDC	Low Byte Compare A Interrupt

Device	Name	Addr ₁₀	Addr ₁₆	Description		
	TCF2_LCMPB_vect	222	0xDE	Low Byte Compare B Interrupt		
	TCF2_LCMPC_vect	224	0xE0	Low Byte Compare C Interrupt		
	TCF2_LCMPD_vect	226	0xE2	Low Byte Compare D Interrupt		
	TCF2_LUNF_vect	216	0xD8	Low Byte Underflow Interrupt		
	Registers					
	TWIC_CTRL	1152	0x480	TWI Common Control Register		
	TWIC_MASTER_CTRLA	1153	0x481	Control Register A		
	TWIC_MASTER_CTRLB	1154	0x482	Control Register B		
	TWIC_MASTER_CTRLC	1155	0x483	Control Register C		
t C	TWIC_MASTER_STATUS	1156	0x484	Status Register		
Two Wire Interfaceon Port C	TWIC_MASTER_BAUD	1157	0x485	Baurd Rate Control Register		
eon	TWIC_MASTER_ADDR	1158	0x486	Address Register		
rfac	TWIC_MASTER_DATA	1159	0x487	Data Register		
Inte	TWIC_SLAVE_CTRLA	1160	0x488	Control Register A		
ire l	TWIC_SLAVE_CTRLB	1161	0x489	Control Register B		
≱	TWIC_SLAVE_STATUS	1162	0x48A	Status Register		
≱	TWIC_SLAVE_ADDR	1163	0x48B	Address Register		
	TWIC_SLAVE_DATA	1164	0x48C	Data Register		
	TWIC_SLAVE_ADDRMASK	1165	0x48D	Address Mask Register		
	Interrupt Vectors					
	TWIC_TWIM_vect	26	0x1A	TWI Master Interrupt		
	TWIC_TWIS_vect	24	0x18	TWI Slave Interrupt		
				Registers		
	TWID_CTRL	1168	0x490	TWI Common Control Register		
	TWID_MASTER_CTRLA	1169		Control Register A		
	TWID_MASTER_CTRLB	1170	0x492	Control Register B		
	TWID_MASTER_CTRLC	1171	0x493	Control Register C		
T O	TWID_MASTER_STATUS	1172		Status Register		
Two Wire Interfaceon Port D	TWID_MASTER_BAUD	1173	0x495	Baurd Rate Control Register		
ioe3	TWID_MASTER_ADDR	1174		Address Register		
ırfa	TWID_MASTER_DATA	1175	0x497	Data Register		
Inte	TWID_SLAVE_CTRLA	1176		Control Register A		
/ire	TWID_SLAVE_CTRLB	1177	0x499	Control Register B		
>	TWID_SLAVE_STATUS	1178	0x49A	Status Register		
_	TWID_SLAVE_ADDR	1179	0x49B	Address Register		
	TWID_SLAVE_DATA	1180	0x49C	Data Register		
	TWID_SLAVE_ADDRMASK	1181	0x49D	Address Mask Register		
	Interrupt Vectors					
	TWID_TWIM_vect	152		TWI Master Interrupt		
	TWID_TWIS_vect	150	0x96	TWI Slave Interrupt		
				Registers		
	TWIE_CTRL	1184		TWI Common Control Register		
	TWIE_MASTER_CTRLA	1185	0x4A1	Control Register A		

Device	Name	Addr ₁₀	Addr ₁₆	Description		
Two Wire Interfaceon Port E	TWIE_MASTER_CTRLB	1186	0x4A2	Control Register B		
	TWIE_MASTER_CTRLC	1187	0x4A3	Control Register C		
	TWIE_MASTER_STATUS	1188		Status Register		
	TWIE_MASTER_BAUD	1189	0x4A5	Baurd Rate Control Register		
	TWIE_MASTER_ADDR	1190	0x4A6	Address Register		
	TWIE_MASTER_DATA	1191	0x4A7	Data Register		
	TWIE_SLAVE_CTRLA	1192	0x4A8	Control Register A		
<u>ë</u>	TWIE_SLAVE_CTRLB	1193	0x4A9	Control Register B		
 	TWIE_SLAVE_STATUS	1194	0x4AA	Status Register		
Ž	TWIE_SLAVE_ADDR	1195	0x4AB	Address Register		
	TWIE_SLAVE_DATA	1196	0x4AC	Data Register		
	TWIE_SLAVE_ADDRMASK	1197	0x4AD	Address Mask Register		
	Interrupt Vectors					
	TWIE_TWIM_vect	92	0x5C	TWI Master Interrupt		
	TWIE_TWIS_vect	90	0x5A	TWI Slave Interrupt		
	Registers					
	TWIF_CTRL	1200	0x4B0	TWI Common Control Register		
	TWIF_MASTER_CTRLA	1201	0x4B1	Control Register A		
	TWIF_MASTER_CTRLB	1202	0x4B2	Control Register B		
	TWIF_MASTER_CTRLC	1203	0x4B3	Control Register C		
<u>ب</u>	TWIF_MASTER_STATUS	1204	0x4B4	Status Register		
Po	TWIF_MASTER_BAUD	1205	0x4B5	Baurd Rate Control Register		
eor	TWIF_MASTER_ADDR	1206	0x4B6	Address Register		
ırfac	TWIF_MASTER_DATA	1207	0x4B7	Data Register		
Inte	TWIF_SLAVE_CTRLA	1208	0x4B8	Control Register A		
/ire	TWIF_SLAVE_CTRLB	1209	0x4B9	Control Register B		
Two Wire Interfaceon Port F	TWIF_SLAVE_STATUS	1210	0x4BA	Status Register		
≱	TWIF_SLAVE_ADDR	1211	0x4BB	Address Register		
	TWIF_SLAVE_DATA	1212	0x4BC	Data Register		
	TWIF_SLAVE_ADDRMASK	1213	0x4BD	Address Mask Register		
	Interrupt Vectors					
	TWIF_TWIM_vect	214		TWI Master Interrupt		
	TWIF_TWIS_vect	212	0xD4	TWI Slave Interrupt		
		· ·		Registers		
	USARTCO_DATA	2208		Data Register		
S.	USARTCO_STATUS	2209		Status Register		
	USARTCO_CTRLA	2211		Control Register A		
USART0 on Port C	USARTCO_CTRLB	2212		Control Register B		
o	USARTCO_CTRLC	2213		Control Register C		
RTO	USARTCO_BAUDCTRLA	2214		Baud Rate Control Register A		
USA	USARTCO_BAUDCTRLB	2215	0x8A7	<u> </u>		
				rrupt Vectors		
	USARTCO_DRE_vect	52	0x34	Data Register Empty Interrupt		

Device	Name	Addr ₁₀	Addr ₁₆	Description			
	USARTC0_RXC_vect	50	0x32	Reception Complete Interrupt			
	USARTC0_TXC_vect	54	0x36	Transmission Complete Interrupt			
	Registers						
USART1 on Port C	USARTC1_DATA	2224	0x8B0	Data Register			
	USARTC1_STATUS	2225	0x8B1	Status Register			
	USARTC1_CTRLA	2227	0x8B3	Control Register A			
	USARTC1_CTRLB	2228	0x8B4	Control Register B			
on P	USARTC1_CTRLC	2229	0x8B5	Control Register C			
XT1 (USARTC1_BAUDCTRLA	2230	0x8B6	Baud Rate Control Register A			
JSAF	USARTC1_BAUDCTRLB	2231	0x8B7	Baud Rate Control Register B			
		Interrupt Vectors					
	USARTC1_DRE_vect	58	0x3A	Data Register Empty Interrupt			
	USARTC1_RXC_vect	56		Reception Complete Interrupt			
	USARTC1_TXC_vect	60	0x3C	Transmission Complete Interrupt			
		Registers					
	USARTDO_DATA	2464		Data Register			
	USARTDO_STATUS	2465		Status Register			
۵	USARTDO_CTRLA	2467		Control Register A			
Port	USARTDO_CTRLB	2468		Control Register B			
uo	USARTDO_CTRLC	2469		Control Register C			
USARTO on Port D	USARTDO_BAUDCTRLA	2470		Baud Rate Control Register A			
USA	USARTDO_BAUDCTRLB	2471		Baud Rate Control Register B			
	Interrupt Vectors						
	USARTDO_DRE_vect	178 176		Data Register Empty Interrupt			
	USARTDO_RXC_vect			Reception Complete Interrupt			
	USARTD0_TXC_vect	180	UXD4	Transmission Complete Interrupt			
	USARTD1 DATA	2480	0v9R0	Registers Data Register			
	USARTD1_STATUS	2480		Status Register			
	USARTD1_STATOS	2483		Control Register A			
T O	USARTD1_CTRLB	2484		Control Register B			
l Po	USARTD1_CTRLC	2485		Control Register C			
1 0	USARTD1_BAUDCTRLA	2486		Baud Rate Control Register A			
USART1 on Port D	USARTD1_BAUDCTRLB	2487		Baud Rate Control Register B			
Sn	Interrupt Vectors						
	USARTD1_DRE_vect	184		Data Register Empty Interrupt			
	USARTD1_RXC_vect	182		Reception Complete Interrupt			
	USARTD1_TXC_vect	186		Transmission Complete Interrupt			
	İ	•		Registers			
	USARTEO_DATA	2720	0xAA0	Data Register			
	USARTEO_STATUS	2721	0xAA1	Status Register			
ш	USARTEO_CTRLA	2723	0xAA3	Control Register A			

ATxmega128A1U

Device	Name	Addr ₁₀	Addr ₁₆	Description		
ort	USARTEO_CTRLB	2724	0xAA4	Control Register B		
USARTO on Port	USARTEO_CTRLC	2725		Control Register C		
	USARTEO BAUDCTRLA	2726		Baud Rate Control Register A		
	USARTEO_BAUDCTRLB	2727		Baud Rate Control Register B		
Š	Interrupt Vectors					
	USARTEO_DRE_vect	118		Data Register Empty Interrupt		
	USARTEO_RXC_vect	116	0x74	Reception Complete Interrupt		
	USARTE0_TXC_vect	120	0x78	Transmission Complete Interrupt		
	Registers					
	USARTE1_DATA	2736	0xAB0	Data Register		
	USARTE1_STATUS	2737	0xAB1	Status Register		
ш	USARTE1_CTRLA	2739	0xAB3	Control Register A		
ort	USARTE1_CTRLB	2740	0xAB4	Control Register B		
on P	USARTE1_CTRLC	2741	0xAB5	Control Register C		
₹11 (USARTE1_BAUDCTRLA	2742	0xAB6	Baud Rate Control Register A		
USART1 on Port E	USARTE1_BAUDCTRLB	2743	0xAB7	Baud Rate Control Register B		
ر			Inte	rrupt Vectors		
	USARTE1_DRE_vect	124	0x7C	Data Register Empty Interrupt		
	USARTE1_RXC_vect	122	0x7A	Reception Complete Interrupt		
	USARTE1_TXC_vect	126	0x7E	Transmission Complete Interrupt		
	Registers					
	USARTFO_DATA	2976	0xBA0	Data Register		
	USARTFO_STATUS	2977	0xBA1	Status Register		
щ	USARTFO_CTRLA	2979	0xBA3	Control Register A		
Port	USARTFO_CTRLB	2980	0xBA4	Control Register B		
on	USARTFO_CTRLC	2981	0xBA5	Control Register C		
RTO on Port F	USARTFO_BAUDCTRLA	2982	0xBA6	Baud Rate Control Register A		
USA	USARTFO_BAUDCTRLB	2983	0xBA7	Baud Rate Control Register B		
	Interrupt Vectors					
	USARTF0_DRE_vect	240		Data Register Empty Interrupt		
	USARTF0_RXC_vect	238		Reception Complete Interrupt		
	USARTF0_TXC_vect	242	0xF2	Transmission Complete Interrupt		
	Registers					
	USARTF1_DATA	2992	0xBB0	•		
	USARTF1_STATUS	2993		Status Register		
F.	USARTF1_CTRLA	2995		Control Register A		
USART1 on Port F	USARTF1_CTRLB	2996		Control Register B		
	USARTF1_CTRLC	2997		Control Register C		
	USARTF1_BAUDCTRLA	2998		Baud Rate Control Register A		
	USARTF1_BAUDCTRLB	2999	0xBB7	<u> </u>		
	Interrupt Vectors					
	USARTF1_DRE_vect	246		Data Register Empty Interrupt		
	USARTF1_RXC_vect	244	0xF4	Reception Complete Interrupt		

Device	Name	Addr ₁₀	Addr ₁₆	Description	
	USARTF1_TXC_vect	248	0xF8	Transmission Complete Interrupt	
	Registers				
	USB_CTRLA	1216	0x4C0	Control Register A	
	USB_CTRLB	1217	0x4C1	Control Register B	
	USB_STATUS	1218	0x4C2	Status Register	
	USB_ADDR	1219	0x4C3	Address Register	
	USB_FIFOWP	1220	0x4C4	FIFO Write Pointer Register	
ISB)	USB_FIFORP	1221	0x4C5	FIFO Read Pointer Register	
n) sı	USB_EPPTR	1222	0x4C6	Endpoint Configuration Table Pointer	
Br	USB_INTCTRLA	1224	0x4C8	Interrupt Control Register A	
eria	USB_INTCTRLB	1225	0x4C9	Interrupt Control Register B	
Universal Serial Bus (USB)	USB_INTFLAGSACLR	1226	0x4CA	Clear Interrupt Flag Register A	
ver	USB_INTFLAGSASET	1227	0x4CB	Set Interrupt Flag Register A	
O ii	USB_INTFLAGSBCLR	1228	0x4CC	Clear Interrupt Flag Register B	
	USB_INTFLAGSBSET	1229	0x4CD	Set Interrupt Flag Register B	
	USB_CAL0	1274	0x4FA	Calibration Byte 0	
	USB_CAL1	1275	0x4FB	Calibration Byte 1	
	Interrupt Vectors				
	USB_BUSEVENT_vect	250	0xFA	SOF	
	USB_TRNCOMPL_vect	252	0xFC	Transaction complete interrupt	
<u> </u>	Registers				
Watchdog Timer	WDT_CTRL	128	0x80	Control	
	WDT_WINCTRL	129	0x81	Windowed Mode Control	
>	WDT_STATUS	130	0x82	Status	