


### Today's Menu

- Hardware Interfacing Concepts
- Instruction Cycle, Machine Transfers, and E-Cycles
  - >Fetch, Decode, & Execute
  - > Memory Read & Write
- Address and Data Bus Timing





University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo



# Instruction Cycle, Machine Transfers, and E-Cycles

- An instruction cycle consists of a sequence of machine transfers. A machine transfer corresponds to a single machine operation (a single E-clock pulse) on the external buses.
- Each machine transfer is one of the following types:
  - 1. Opcode Fetch
- 2. Memory Read
- 3. Memory Write
- 4. Execution No Transfer.
- **6811 (non-pipelined) Example:** Each machine transfer requires 1 E-clock cycle
  - > The corresponding time depends on the frequency of the internal clock
  - > If operating with an 8-MHz crystal, the fundamental E-clock frequency is 2 MHz
    - E-clock pulse requires 500 ns (1 / 2 MHz)
    - To execute a 4 cycle instruction (e.g., STAA with extended addressing) takes  $4\times500$  ns = 2  $\mu s$ .

University of Florida, EEL 3744 – File (

# EEL3744 **6811** Hardware Interfacing Concepts

- At the beginning of each machine transfer, the E-clock pulse goes from low to high, to indicate the beginning of a cycle
  - > After the operating mode has been selected using the MODA pin input immediately after RESET, the MODA/LIR (Load Instruction Register) open drain output indicates the execution of an opcode fetch machine transfer
  - > LIR is low for first E-cycle of each new instruction.
- Each type of machine transfer can be identified using a combination of these signals, as shown in the simplified table below

**68HC11 Machine Transfer Chart** 

<b>Machine Transfer</b>	LIR(L)	R/~W
Opcode Fetch	Low	High
Memory Read	High	High
Memory Write	High	Low

 $\overline{LIR}$ =LIR(L)

University of Florida, EEL 3744 – File 0


© Drs. Schwartz & Arroyo

3


### EEL3744


#### **6811** Hardware Interfacing Concepts


• Instruction cycles, machine transfers, and E-cycles for instructions (see **6811 Reference Manual**)



University of Florida, EEL 3744 – File **09** © Drs. Schwartz & Arroyo










#### 6811 Address/Data Buses

- 16-bit address bus
  - > A15-A8
  - > AD7-AD0
- 8-bit data bus
  - > AD7-AD0
- The address/data bus AD7-AD0 is **time-multiplexed** 
  - > When AS (address strobe) is true (high), AD7-AD0 are address lines
  - > When the E clock timing signal is high, AD7-AD0 are data lines

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo




# **6811** Expanded Mode Implementation



EEL3744

### **6811** Hardware Interfacing Concepts



University of Florida, EEL 3744 – File **09** © Drs. Schwartz & Arroyo


# EEL3744 **6811** Steps for Memory Read Operation (describes picture)

- 1. The high-order 8 bits of the 16-bit address are placed onto  $A_{15}$ - $A_{8}$  and the low order 8 bits onto  $AD_{7}$ - $AD_{0}$ .
- 2. The signal AS (Address Strobe or Stable) is pulsed during the first half of the corresponding E-cycle. This signal causes the low-order byte of the address to be latched at the **trailing** edge of the AS pulse.
- 3. With the low-order 8-bits of the address saved in the 8-bit latch, the  $AD_7$ - $AD_0$  lines are now free to be used as a data bus. Therefore, the  $\mu P$  relinquishes control of the data bus so that the memory module can place the subsequently retrieved 8-bit data onto the data bus.
- 4. At this point the signal R/W' should be high and remain high for the duration of the E-clock pulse.
- 5. After an appropriate delay (small enough to guarantee that the data is on the data bus prior to E-clock pulse going from H to L again), the data (or opcode) is available on the data bus (and on AD<sub>7</sub>-AD<sub>0</sub>).
- 6. The control unit places the data into the appropriate internal register.

University of Florida, EEL 3744 – File 09
© Drs. Schwartz & Arroyo
11




#### **6811** Hardware Interfacing Concepts




# EEL3744 **6811** Steps for Memory Write Operation (describes picture)

- 1. The high-order 8 bits of the 16-bit address are placed onto  $A_{15}$ - $A_{8}$  and the low order 8 bits onto  $AD_{7}$ - $AD_{0}$ .
- 2. The signal AS (Address Strobe or Stable) is pulsed during the first half of the corresponding E-cycle, indicating the address/data bus contains the low-order byte of the address. This signal causes the low-order byte of the address to be latched at the trailing edge of the AS pulse. Consequently, the 16-bit address is now available on the 16-bit address bus.
- 3. With the low-order 8-bits of the address saved in the 8-bit latch, **the** AD<sub>7</sub>-AD<sub>0</sub> lines are now free to be used as a data bus. Therefore, the μP will place the data to be transferred onto the data bus during the second half of the corresponding E-clock pulse.
- 4. At this point the signal R/W' should be low and remain low for the duration of the E-clock pulse.

University of Florida, EEL 3744 – File 09
© Drs. Schwartz & Arroyo 13



\* Example: μP system with 64K memory module




University of Florida, EEL 3744 – File **09** © Drs. Schwartz & Arroyo

### EEL3744

### **6811** Fetch-Decode-Execute Example

• Suppose we execute the code starting at location \$020E



# EEL3744 **6811** Fetch-Decode-Execute Example (describes picture)

- Assume that the execution of the instruction in memory location \$036F has just been completed and that the  $\mu P$  is ready to execute the next instruction (**STAA \$8010**), the opcode of which is in memory location \$0370.
- In other words, the  $\mu P$  is ready to begin the fetch-decode-execute cycle for this instruction. At this time, the contents of the PC are \$0370. The following sequence of machine transfers are required to fetch, decode, and execute this instruction.

#### **Machine Cycle 1 (Opcode Fetch)**

- 1. The high-order 8 bits, \$03 ( $\%0000\ 0011$ ), of the PC are placed onto  $A_{15}$ - $A_{8}$ , and the low-order 8 bits, \$70 ( $\%0111\ 0000$ ), onto  $AD_{7}$ - $AD_{0}$ .
- 2. AS is pulsed, causing \$70 to be latched and become available on  $A_7$ - $A_0$ .
- 3. The  $\mu P$  relinquishes control of the AD lines.

University of Florida, EEL 3744 – File 09

# EEL3744 **6811** Fetch-Decode-Execute Example(describes picture)

- 4. The control unit causes R/W' to become high for a read operation.
- 5. The E-clock pulse goes high. After a delay required by the memory module to output the contents of a memory location, the opcode \$B7 (from location \$0370) is available on the AD<sub>7</sub>-AD<sub>0</sub>.
- 6. The control unit places the opcode \$B7 into the IR.
- 7. The instruction is decoded and determined to be an STAA instruction. The control unit "knows" that the address of the destination location is stored in the next two locations in memory following the location containing the STAA opcode. Therefore, two additional memory read machine transfers are required. The PC now contains \$0371.

#### Machine Cycle 2 (Memory Read)

- 1. The high-order 8 bits, \$03 ( $\%0000\ 0011$ ), of the PC are placed onto  $A_{15}$ - $A_{8}$ , and the low-order 8 bits, \$71 ( $\%0111\ 0001$ ), onto  $AD_{7}$ - $AD_{0}$ .
- 2. AS is pulsed, causing \$71 to be latched and become available on  $A_7$ - $A_0$ .

University of Florida, EEL 3744 – File 09
© Drs. Schwartz & Arroyo

17

# EEL3744 **6811** Fetch-Decode-Execute Example (describes picture)

- 3. The  $\mu$ P relinquishes control of the AD lines.
- \$0370 STAA \$8010
- 4. The control unit causes R/W' to become high for a read operation.
- 5. The E-clock pulse goes high. After a delay required by the memory module to output the contents of a memory location, the high-byte \$80 (from location \$0371) is available on the AD<sub>7</sub>-AD<sub>0</sub>.
- 6. The control unit places the \$80 into the **high-order** byte of a 16-bit temporary effective address register. The PC is incremented.

#### Machine Cycle 3 (Memory Read)

The operations for this memory read machine transfer are similar to those of Machine Transfer 2. The only difference is that the contents of memory location \$0372 are retrieved and stored in the **low-order** byte of the temporary effective address register, thereby completing the 16-bit destination address (\$8010) of the STAA instruction. The PC is incremented.

University of Florida, EEL 3744 – File 09



### EEL3744 **6811** Fetch-Decode-Execute Example (describes picture)

#### Machine Cycle 4 (Memory Write)

STAA \$8010

- 1. The high-order 8 bits, \$80 (%1000 0000), of the temporary effective address register are placed onto A<sub>15</sub>-A<sub>8</sub>, and the low-order 8 bits, \$10  $(\%0001\ 0000)$ , onto  $AD_7$ - $AD_0$ .
- 2. AS is pulsed, causing \$10 to be latched and become available on A<sub>7</sub>- $A_0$ .
- 3. The contents (\$57) of Register A are placed onto  $AD_7$ - $AD_0$ , thereby making them available on  $D_7$ - $D_0$ .
- 4. The control unit causes R/W' to become low for a write operation.
- 5. After a delay required by the memory module to place data into a memory location, the contents of memory location \$8010 are changed to \$57, thereby completing the memory write machine transfer and the execution of the STAA instruction.

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

19


Done!




### EEL3744 6811 Fetch-Decode-Execute Example (describes picture)

• Below is the program (list file) from which the previous example was extracted


	0001	0060		ORG	\$0060
	0002	0060 01		DC.B	\$01
	0003				
	0004	0377		ORG	\$0377
Mach_cyc.lst	0005	0377 8e 04 88		LDS	#\$0488
	0006				
	0007	020e		ORG	\$20E
	0008	020e ce 03 77	MAIN:	LDX	#\$0377
	0009	0211 d6 60		LDAB	\$60
	0010	0213 3a		ABX	
	0011	0214 a6 01		LDAA	1,X
University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo	0012	0216 20 fe	HERE:	BRA	HERE <sub>20</sub>






# EEL3744 Latching the **68HC12** Address (Expanded Narrow-Mode)

- The AD15:AD8 pins of **Port A** are used for both A15:A8 (high 8-bits of the address) and D7:D0 (8-bit data)
  - > AD15:AD8 are also know as D7:D0, although they function only as D7:D0 at specific times (see timing diagrams)
- The AD7:AD0 pins of **Port B** are used for A7:A0 (low 8-bits of the address) and **not** for data (in expanded narrow-mode)
- The 74'373 on PortB (AD7-0) is **not** needed, in theory
  - > But it **might** be needed in practice. This can be tested with an LSA.




6812\_Board\_Manual



University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

### EEL3744


#### **68HC11** Expanded Mode **Read** Timing



University of Florida, EEL 3744 – File **09** © Drs. Schwartz & Arroyo

### EEL3744


#### **68HC11** Expanded Mode Write Timing




# EEL3744 Atmel AVR Mega8515L External Memory R/W Timing


- Need same latch as 68HC11 (Atmel's ALE = 68HC12's AS)
- Atmel's CLK is inverse of Motorola's E-clock

  Atmel\_Mega8515L.pdf
- Atmel uses pipelining, i.e., T1-T4 are cycles in parallel with others





EEL3744 DSC F2833 Generic Write Timing (Figure 6-24, TMS320F2833x Data Manual)



Data Manual.pdf



- Be careful when having a write followed by a read access
  - > This has been documented to occur with the keypad when a read immediately follows a write
    - If you can find documentation of this in the Atmel manuals, please tell me where you found it!
  - > If this does occur, add a NOP assembly instructions between a write and read instructions
    - If one NOP does not work, add 2; if 2 does not work, add 3
      - For the XMEGA, one NOP should work
      - If you need more than one NOP, let me know!


University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

29

### EEL3744

# XMEGA Pipeline: Execution Timing


• The parallel instruction fetches and instruction executions timing





# **XMEGA** Pipeline: Execution Timing


- Single cycle ALU instruction
  - > In a single clock cycle, an ALU operation using two register operands is executed and the result is stored back to the destination register



#### EEL3744

### **6811** Hardware Interfacing Concepts

\* Example: μP system with 64K memory module






#### EEL3744

#### **6811** Hardware Interfacing

Concepts (w/ Addr Decoding)


\* Example: μP system with 32K memory module at \$8000-\$FFFF





#### Hardware/Interfacing Review

• Block Diagram of a Basic Microprocessor System



University of Florida, EEL 3744 – File 09



#### **68HC12** Interfacing Signals/Pins

- A 16-bit Address Bus  $A_{15}-A_{0}$ 
  - > A<sub>15</sub>-A<sub>8</sub> are available through PA<sub>7</sub>-PA<sub>0</sub> in Expanded Mode
  - $> A_7-A_0$  are available through PB<sub>7</sub>-PB<sub>0</sub> in Expanded Mode
  - > Address pins valid when E-clock is rising
- An 8-bit Data Bus  $D_7-D_0$ 
  - > D<sub>7</sub>-D<sub>0</sub> through PA<sub>7</sub>-PA<sub>0</sub> in Expanded Narrow Mode when E=1
- A 4-bit Control Bus E, DBE, R/~W, Reset
  - > PE<sub>2</sub> becomes **R/~W** in Expanded Mode
  - > PE<sub>7</sub> becomes **DBE** (active-low data bus enable) in Expanded Mode
  - > PE<sub>4</sub> becomes **E** (event clock) in Expanded mode
    - For 4MHz oscillator, E=2 MHz; i.e., 500ηs= 0.5μs Event Clk
  - > **Reset** (active-low) is always available
    - Needed to protect external devices from corruption during the reset

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo


35



#### 68HC11

#### Hardware/Interfacing

• Example R1: Add a 4×8 bit (4-bytes) RAM module to a hypothetical  $\mu P$  with 3 address •  $RD = E \bullet R/\sim W$ pins, 8 data pins and control pins R/~W & E



sity of Florida, EEL 3744 – File 09

- $D_7$ - $D_0$  on the  $\mu P$  connect to  $D_7$ - $D_0$  on the RAM
- WR = E  $(R/\sim W)$
- Two of the three address lines go to A1-A0 on the RAM;  $CS = A_i$
- 1.  $CS=A_2$ ;  $A1=A_1$ ;  $A0=A_0$
- 2.  $CS=/A_2$ ;  $A1=A_1$ ;  $A0=A_0$
- 3.  $CS=A_1$ ;  $A1=A_2$ ;  $A0=A_0$
- 4.  $CS=A_0$ ;  $A1=A_2$ ;  $A0=A_1$



#### 68HC11

#### Hardware/Interfacing

- What are the consequences of these choices?
  - > Choice 1:  $CS=A_2$ ;  $A1=A_1$ ;  $A0=A_0$ 
    - When the  $\mu$ P issues address 000; the RAM does not respond since CS= $A_2$ =0; similarly for addresses 001, 010, 011
    - For address 100 the  $\mu P$  reads \$54, for 101 the  $\mu P$  reads \$F7, for 110 the  $\mu P$  reads \$39, for 111 the  $\mu P$  reads \$B8

- The 4-byte RAM starts at address 100

$A_1$ - $A_0$ $D_7$ - $D_0$	\$54
$D_7$ - $D_0$ RAM	\$F7
	\$39
WR CS	\$B8
	$A_1 = A_1; A_0 = A_0$
_	$A1=A_1; A0=A_0$
3. $CS = A_1$ ; A	$1 = A_2; A0 = A_0$
4. $CS=A_0$ ; A	$1 = A_2; A0 = A_1$

University of Florida, EEL 3744 – File 09
© Drs. Schwartz & Arroyo

Addr	Choice 1	Choice 2	Choice 3	Choice 4
000	None	\$54	None	None
001	None	\$F7	None	\$54
010	None	\$39	\$54	None
011	None	\$B8	\$F7	\$F7
100	\$54	None	None	None
101	\$F7	None	None	\$39
110	\$39	None	\$39	None
111	\$B8	None	\$B8	\$B8

37



### Conclusions from Example R1

- The data in the RAM will not be accessed contiguously unless we connect the matching contiguous low order lines to the RAM, i.e.,  $A1=A_1$  and  $A0=A_0$
- We have a choice of CS=/A<sub>2</sub> or CS=A<sub>2</sub>
  > If want the RAM in the "low memory range," choose CS=/A<sub>2</sub>
  > If want the RAM in the "high memory range," choose CS = A<sub>2</sub>
- For <u>contiguous access</u> we always connect the <u>low order</u> address pins to <u>all</u> the RAM address pins
- CS = f (unused high order address lines). If we have m unused address lines we will have  $2^m$  possible starting addresses for the contiguous memory block


University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo



#### 68HC11

#### Hardware/Interfacing

• Example R2: Add a 4k×8 bit (4k-bytes, 4K) RAM module to the M68HC11



•  $D_7$ - $D_0$  on the  $\mu P$  connect to  $D_7$ - $D_0$  on the RAM

•  $RD = E \bullet R/\sim W$ 

• WR = E •  $(R/\sim W)$ 

•  $\mu P A_{11}$ - $A_0$  to  $A_{11}$ - $A_0$  on the RAM;  $CS = f(A_{15}-A_{12})$ 

1.  $CS = /A_{15} \bullet /A_{14} \bullet /A_{13} \bullet /A_{12}$ 

2. CS= $/A_{15} \bullet /A_{14} \bullet /A_{13} \bullet A_{12}$ 

3. CS= $/A_{15} \bullet /A_{14} \bullet A_{13} \bullet /A_{12}$ 

4.  $CS = /A_{15} \bullet /A_{14} \bullet A_{13} \bullet A_{12}$ 

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

39

### EEL3744

#### **68HC11** Hardware/Interfacing Review

- What are the consequences of these choices? 2.  $CS=/A_{15}\bullet/A_{14}\bullet/A_{13}\bullet/A_{12}$ • Choice 1:  $CS=/A_{15}\bullet/A_{14}\bullet/A_{13}\bullet/A_{12}$ 1.  $CS=/A_{15}\bullet/A_{14}\bullet/A_{13}\bullet/A_{12}$ 2.  $CS=/A_{15}\bullet/A_{14}\bullet/A_{13}\bullet/A_{12}$ 3.  $CS=/A_{15}\bullet/A_{14}\bullet/A_{13}\bullet/A_{12}$ 4.  $CS=/A_{15}\bullet/A_{14}\bullet/A_{13}\bullet/A_{12}$ 
  - When the μP issues address 0000 xxxx xxxx xxxx; the RAM responds since CS=1•1•1•1 (address lines are active-high)
  - For address 0000 0000 0000 0000 the  $\mu P$  reads \$54, for \$0001 the  $\mu P$  reads \$F7, for \$0FFF the  $\mu P$  reads \$B8
  - The 4K-byte RAM starts at address \$0000

$\begin{bmatrix} A_{11}\text{-}A_0 \\ D_7\text{-}D_0 \\ RAM \end{bmatrix}$	\$54 \$F7
RD WR CS	 \$B8

University of Florida, EEL 3744 - File 0

_	11,1 2,010	22 400			
	Address	C1	C2	C3	C4
	0000 0000 0000 0000	\$54	None	None	None
	0000 0000 0000 0001	\$F7	None	None	None
	0001 0000 0000 0000	None	\$54	None	None
	0001 0000 0000 0001	None	\$F7	None	None
	0010 0000 0000 0000	None	None	\$54	None
	0010 0000 0000 0001	None	None	\$F7	None
	0011 0000 0000 0000	None	None	None	\$54
	0011 0000 0000 0001	None	None	None	\$F7



# **68HC11** Conclusions from Example R2

- For choice 1, CS= $/A_{15}$ • $/A_{14}$ • $/A_{13}$ • $/A_{12}$  the 4K memory block begins at address \$0000; the range is \$0000-\$0FFF
- For choice 2,  $CS=/A_{15} \bullet /A_{14} \bullet /A_{13} \bullet A_{12}$  the 4K memory block begins at address \$1000; the range is \$1000-\$1FFF
- For choice 3, CS= $/A_{15}$ • $/A_{14}$ • $A_{13}$ • $/A_{12}$  the 4K memory block begins at address \$2000; the range is \$2000-\$2FFF
- For choice 4,  $CS=/A_{15} \bullet /A_{14} \bullet A_{13} \bullet A_{12}$  the 4K memory block begins at address \$3000; the range is \$3000-\$3FFF
- There are **2**<sup>4</sup>=**16** choices for a starting address for the 4K block, mainly, \$0000, \$1000, \$2000,..., \$E000, \$F000

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo


41



#### 68HC11

#### Hardware/Interfacing

• Example R3: Add a 8k×8 bit (8k-bytes, 8K) RAM module to the M68HC11 starting at address \$4000



University of Florida, EEL 3744 – File 09

- $D_7$ - $D_0$  on the  $\mu P$  connect to  $D_7$ - $D_0$  on the RAM
- $RD = E \bullet R/\sim W$
- WR = E  $(R/\sim W)$
- $\mu$ P A<sub>12</sub>-A<sub>0</sub> to A<sub>12</sub>-A<sub>0</sub> on the RAM; CS= $f(A_{15}-A_{13})$
- Since starting address is
   0100 0000 0000 0000 the
   only choice is
   CS=/A<sub>15</sub>•A<sub>14</sub>•/A<sub>13</sub>
- The address range is \$4000-\$5FFF



#### 68HC11

#### Hardware/Interfacing

- Example R4: Add a 8K of RAM using two 8k x 4 RAM chips to the M68HC11 starting at address \$A000
- D<sub>3</sub>-D<sub>0</sub> on the μP to D<sub>3</sub>-D<sub>0</sub> on RAM<sub>2</sub> (LS nibble)
   D<sub>7</sub>-D<sub>4</sub> on the μP to D<sub>3</sub>-D<sub>0</sub> on RAM<sub>1</sub> (MS nibble)
  - WR = E  $(R/\sim W)$
  - LS nibble RD = E R/ $\sim$ W
    - $\mu$ P A<sub>12</sub>-A<sub>0</sub> to A<sub>12</sub>-A<sub>0</sub> on the RAM; CS= $f(A_{15}-A_{13})$
    - For starting address 1010 0000 0000 0000 the only choice is CS=A<sub>15</sub>•/A<sub>14</sub>•A<sub>13</sub>
    - The address range is \$A000-\$BFFF

1st Byte 1st Byte MS nibble 68HC11  $A_{15}$ - $A_{0}$  $A_{12}-A_{0}$  $A_{12}-A_{0}$ \$5 \$4  $D_3-D_0$  $D_3-D_0$  $D_7-D_0$ \$F RAM<sub>2</sub>  $RAM_1$ RD RD R/W WR WR \$B \$8 Е AS Last Byte Last Byte MS nibble LS nibble University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo

43



# **68HC11** Memory Map (with BUFFALO)

❖ Let us draw a memory map for the M68HC11E9 EVBU Board

<b>START</b>	END	<b>TYPE</b>
\$0000	\$01FF	RAM
\$0200	\$0FFF	{EMPTY}
\$1000	\$103F	Internal Registers
\$1040	\$B5FF	{EMPTY}
\$B600	\$B7FF	EEPROM
\$B800	\$CFFF	{EMPTY}
\$D000	\$FFFF	ROM {BUFFALO}


❖ We can place additional 4K memory modules at address \$2000, \$3000, \$4000, \$5000, \$6000, \$7000, \$8000, \$9000, \$A000, \$C000

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

NOTICE: The

between types

first two hex digits



• Available Memory:  $2^{16} = 64$ K

>\$0000 to \$FFFF

#### • On chip:

>Regs: \$0000 to \$01FF >RAM: \$0800 to \$0BFF >EEPROM: \$0D00 to \$0FFF

#### • On UF68HC12 Board (off-chip):

>E(E)PROM (D-Bug4744): \$E000 to \$FFFF

>68HC12 Interrupt Vectors: \$FFC0 to \$FFFF

NOTICE: Bit A15 is all that is needed **EPROM** 

45

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

#### **68HC12** Memory Map EEL3744 (with UF68HC12 Board)

❖ Memory map for the UF68HC12 Board D-Bug4744 uses only **TYPE** START **END** some of this range, Regs \$0000 \$01FF probably \$800 to about \$088F. \$0200 \$07FF {EMPTY} \$0800 \$0BFF 1KB Internal RAM \$0800 \$08FF RAM, **D-Bug4744** pseudo-vectors \$0900 \$0BFF User RAM (~\$890-\$8FF may be available) If interrupts not used, \$800-\$8FF is available. {EMPTY} \$0C00 \$0CFF \$0D00 \$0FFF 768 bytes Internal EEPROM {EMPTY} \$1000 **\$DFFF** \$E000 \$FFFF 8KB External EPROM {**D-Bug4744**} \$FFC0 \$FFFF Vectors in EPROM

\* We can place additional 4K memory modules at address \$1000,

\$2000, ..., \$7000, \$8000, ..., \$C000, \$D000

See also Fig 5.6 in the M68HC12B/D



### XMEGA **Data Memory** Map

See doc8385, Figure 7-2 CORRECTED

Addr (hex)	Description
0-0FFF	I/O Registers (4kB) [0 – BC3 on ours]
1000 - 17FF	EEPROM (2kB)
1800 – 1FFF	Reserved
2000-3FFF	Internal SRAM (8kB)
4000 – FF FFFF	External "Memory" (0 to ~16MB)


University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

47



### **68HC12** 16KB


### Memory Expansion



© Drs. Schwartz & Arroyo




### **68HC11** 16KB Memory Expansion






### **68HC11** 16KB Memory Expansion



University of Florida, EEL 3744 – File **09** © Drs. Schwartz & Arroyo


# EEL3744 **68HC12** 32KB Memory Expansion



• The output buffer is automatically disabled whenever WE is asserted, even if OE asserted.
• I.e., WE has priority over OE.

© Drs. Schwartz & Arroyo


# EEL3744 **68HC11** 32KB Memory Expansion



The output buffer is automatically disabled whenever WE is asserted, even if OE asserted
I.e., WE has priority over OE.

University of Florida, EEL 3744 – File © Drs. Schwartz & Arroyo





Do **NOT** do this. Data collision when E is low, i.e., HC11  $AD_{7-0}$  and RAM  $D_{7-0}$  both output data on the same bus!!!


Can you come up with a similar scenario for the HC12?

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

53

### EEL3744

# **68HC12** Expansion Data Collision



Do NOT do this. Data collision when E is low (and W is true), i.e., HC12's  $AD_{15-8}$  and RAM  $D_{7-0}$  both output data on the same bus at the same time!!!

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

# EEL3744 **68HC11** Interfacing the Memory Module

- \*Since there is already **some** on-board RAM, ROM and EEPROM in a M68HC11 system, external memory modules are often much smaller than 64K bytes, and so require fewer than 16 address bits.
- \*[Example] A μP system configuration with a 2K external memory module starting at Memory Location \$4000 (through \$47FF since 2k=2<sup>11</sup>).
- **♦** < Method 1 > A Fully Decoded System
- ❖ The first location of the 2K module: \$4000 (%**0100 0**000 0000 0000)
- ❖ The last location of the 2K module: \$47FF (%0100 0111 1111 1111)
- ❖ Hence, the first 5-bit of address (%01000 above) can be used for CS (chip select) as follows:

$$CS = E \bullet /A_{15} \bullet A_{14} \bullet /A_{13} \bullet /A_{12} \bullet /A_{11}$$

University of Florida, EEL 3744 – File **09** © Drs. Schwartz & Arroyo

55

#### EEL3744 68HC11 Fully Decoded Expansion INTERNAL MODEL - M68HC11E9 7 CCR 0 7 A 0 7 B 0 8-Bit Acc. A & B Fully Decoded 2K RAM A15-A8 16-Bit double Acc. D System w/ 2K 15 ΙX Index Register X Memory Module 15 STAA \$09A0 ΙΥ Index Register Y Memory Map SP Stack Pointer AD7-AD0 \$101 \$09 DATA \$102 Program Counter \$0000 D7-D0 8 512-byte WE \$103 $w_{E}\rightarrow 0$ RAM \$01FF A7-A0 OE $^{\text{I}}_{\text{TBA}}$ 15 MSB LSB 0 Address Latch oE—>O Dο Decoding CS $CS \rightarrow 0$ 2K-byte Circuitry RAM \$47FF CONTROL UNIT A15-A11 →WE AS \$B600 512-byte R/W PLD EEPROM \$B7FF Е 12K-byte $WE = E \cdot (R/\sim W)$ Microprocessor ROM $OE = E \cdot R/\sim W$ sity of Florida, EEL 3744 – File 09 2K RAM @\$4000-\$47FF




### Partial Address Decoding

< Method 2> A Partially Decoded System using the first 2-bits

University of Florida, EEL 3744 – File 09

© Drs. Schwartz & Arroyo





#### Partial -vs- Full Address Decoding


- \* A partially decoded system has the advantage of being simple and inexpensive since fewer circuitry is required. However, it has the disadvantage that since each memory location has more than one address, care must be taken to ensure that the addresses are referenced in some systematic manner in the software programs. Otherwise, difficulties may arise in the maintenance of the software and hardware of the μP system. For example, it may be difficult to expand the memory module at some later date.
- \* This is not a problem for a fully decoded system, which has the advantage that each memory location has just one address. However, a fully decoded system has the disadvantage of requiring additional complexity in the decoding circuitry, which may be substantial, especially if the memory module is complex.

University of Florida, EEL 3744—File 69
© Drs. Schwartz & Arroyo 59



### Alternatives to Decoding by Basic Logic Chips (use a Decoder!)

Example: Add an additional 16K of memory. Where can we place it?



6812 Board Resources

Reg: 0-01FF

RAM: 0800-0BFF

EEPROM: 0D00-0FFF

FLASH: 8000-FFFF

(single chip only)

Reg: 1000-103F
RAM: 0-01FF
EEPROM: B600-B7FF
ROM: D000-FFFF
Only decoder output "1"
can be used for RAM

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

### EEL3744


# Memory Expansion with both Partial and Full Address Decoding

[Example] A system memory module comprises three memory units: two 1K-byte RAMs and a single 2K-byte ROM. A mixture of fully decoded and partially decoded schemes is used. Note that for a memory referenced by the μP, the E-clock signal must be high (when accessing memory) to enable the 2-to-4 decoder, which in turn controls the enabling of the individual memory units.

University of Florida, EEL 3744 – File 09

© Drs. Schwartz & Arroyo

61





### EEL3744 Memory Expansion with both Partial and Full Address Decoding

(1) For memory unit ROM-B (2K-byte), every bit of the 16-bit address is used to specify a location:

 $\{A_{15}=0,\,A_{14}=0,\,A_{13}=0\}$   $\rightarrow$  to enable the decoder

 $\{A_{12} = 1, A_{11} = 0\} \rightarrow$  the inputs to activate decoder output 2

 $\{A_{10} \sim A_0\} \rightarrow$  the actual address within ROM-B

Therefore, the address range for ROM-B is from %0001 0000 0000 0000 to %0001 0111 1111 1111 (\$1000 to \$17FF). Also, since a ROM is read-only, just the inverted R/ $\sim$ W signal from the  $\mu$ P control bus is required to be connected to the output enable (OE) of the ROM.

(2) For memory unit RAM-A, every bit of the 16-bit address, **except**  $A_{10}$  is used to specify a location:

 $\{A_{15} = 0, A_{14} = 0, A_{13} = 0\} \rightarrow \text{to enable the decoder}$ 

 $\{A_{12} = 0, A_{11} = 1\} \rightarrow$  the inputs to activate decoder output 1

 $\{A_{10}\} \rightarrow Don't Care$ 

 $\{A_9 \sim A_0\} \rightarrow$  the actual address within RAM-A

Since the addresses for RAM-A are **partially decoded**, each location has **two** different addresses. the addresses range from \$0800 to \$0BFF, and repeat from \$0C00 to \$0FFF.

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

63



### Memory Expansion with both Partial and Full Address Decoding (continued)

(3) The operation of RAM-C is similar to that of RAM-A. Each location in RAM-C also has **two** different addresses. These addresses range from \$1800 to \$1BFF, and repeat from \$1C00 to \$1FFF. This repeating is a result of A<sub>10</sub> being a don't care. Also, address bits A<sub>11</sub> and A<sub>12</sub> must both be 1 to activate the appropriate decoder output 3 to enable the RAM-C chip enable (CE) input.

© Drs. Schwartz & Arroyo

# EEL3744 Memory Expansion with both Partial and Full Address Decoding (continued)

- The addresses in the range \$0200 to \$07FF are not valid since the corresponding decoder output 0 does not enable any memory unit > Recall the M68HC11E9 has 512-byte of RAM from \$0000 to \$01FF
- Any address greater than \$1FFF (except for those for the on-board 512-byte EEPROM at \$B600-\$B7FF and the 12K ROM from \$D000-\$FFFF) is invalid since no memory unit is enabled.
  - > For each of these addresses, at least one of A15, A14, and A13 is non-zero, which prevents the enabling of the 2-to-4 decoder.
- **Question:** What if the CS input of RAM-A was connected to the decoder output 0 instead of to decode output 1?
- Answer:
  - > Obviously, the memory map for the mP would change.
  - > Then the address range for RAM-A would become \$0000 to \$07FF, and the addresses \$0800 to \$0FFF would become invalid. (cont.)

University of Florida, EEL 3744 – File 09
© Drs. Schwartz & Arroyo 65




## Memory Expansion with both Partial and Full Address Decoding (continued)

- Since there is on-board RAM located from \$0000 to \$01FF, any address within this internal RAM range addresses the **on-board** RAM and not the external RAM-A memory module resulting in a 512-byte loss of the 1K RAM-A space.
- Conceptually, the memory module can be configured and the addresses can be decoded in any manner desired by the  $\mu P$  system designer.
- However, the addresses referred in the software programs must be consistent with the hardware configuration. In other words, the data must be where the program "thinks" it is.
- The key point here is that the  $\mu P$  system designer must be aware of the hardware/software interaction that is inherent in the design of a  $\mu P$  system.

University of Florida, EEL 3744 – File 09

## EEL3744 Creative Interfacing: **68HC11**I/O Port Expansion



Address of output port O1 = \_\_\_\_\_ Address of input port I1 =

- 74HC574 is an 8-bit Flip-Flop
- 74HC541 is an 8-bit Tri-State Buffer (not in your parts kit)

Address of O1 = 00XX X001 XXXX XXXX

For example: \$01XX, \$11XX, \$39XX


Address of I1 = 00XX X100 XXXX XXXX

For example: \$04XX, \$14XX, \$3CXX

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

67

### EEL3744 Creative Interfacing: **68HC11**I/O Port Expansion




- 74HC574 is an 8-bit Flip-Flop
- 74HC573 is an 8-bit Tri-State Buffer

Addr of O1 =	00XX X001 XXXX XXXX
For example:	\$01XX, \$11XX, \$39XX
Addr of I1 =	00XX X100 XXXX XXXX
For example:	\$04XX,\$14XX,\$3CXX

© Drs. Schwartz & Arroyo

### EEL3744 Creative Interfacing: **68HC11** I/O Port Expansion



Address of I1 = 00xx xx01 xxxx xxxx

0000 0001 0000 0000 = \$0100, \$3DFF Examples:

University of Florida, EEL 3744 – File 09
© Drs. Schwartz & Arrovo

69



#### Looking Ahead

#### Lab 2: Use Built-in Ports for Inputs and Outputs (plus LSA)

• Use Atmel XMEGA I/O Ports with LEDs

#### Lab 3: EBI (RAM Expansion) and Timers

• Find non-conflicting address for SRAM; timers instead of timing loop

#### **Lab 4: External Interrupts & PWM**

- External interrupts
- PWM for dynamic RGB LED control

#### Lab 5: Serial Communication and Accelerometer (UART & SPI)

- Asynchronous serial communication with interrupts (SCI or other)
- SPI with IMU's accelerometer
- Using C for the first time

#### Lab 6: DAC & DMA (making music!)

• Digital to analog; direct memory access; timers; create musical keyboard


#### Lab 7: ADC & DMA with SPI Flash ROM

- Analog to digital conversion
- Use output timing system to generate waveforms to speaker (music!)

#### Lab 8: Multitasking

TBD

University of Florida, EEL 3744 – File 09



### XMEGA's EBI: External Bus Interface

- Read the entire section 27 in doc8331!
- Many external device options are available
  - > Use the external memory address range
    - 0x4000 through 0xFF FFFF
    - -0x4000 through 0x4FFF is  $2^{12} = 4k = 4096$ 
      - 2<sup>12</sup> because 12 bits go through all possible values
    - $-0x1\ 0000\$ through  $0x1\ FFFF\$ is  $2^{16} = 64k = 65,536$
    - Therefore, 0x4000 through 0xFF FFFF gives  $64k*256 4*4k = 2^{16} \times 2^8 16k = 2^{24} = 16M 16k$  (where  $M = 2^{20}$ ,  $k = 2^{10}$ )
- A write to SRAM takes 1 cycle and a read from SRAM takes 2 cycles


University of Florida, EEL 3744 – File **09** © Drs. Schwartz & Arroyo

71



### XMEGA's EBI: External Bus Interface

• Non-multiplexed SRAM connection



University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo




#### XMEGA's EBI:

See doc8331, Figure 27-4

#### External Bus Interface

- Multiplexed SRAM connection using ALE1
  - > Our <u>uPad</u> uses <u>this</u> multiplexed expansion mode!



73


# EEL3744 XMEGA's EBI: Pin-out See doc8331, Table 27-4 Sec 33.2 for SRAM

- Our uPad uses PortH (Port0), PortJ (Port1), and PortK (Port 2) as described below
  - > ALE's are active-high; some manuals are wrong

PORT	PIN	SRAM 3PORT ALE1	SRAM 3PORT ALE12	SRAM 4PORT ALE2	SRAM 4PORT NOALE
PORT3 (Port E or F)	7:0	-	-	A[15:8]	A[15:8]
PORT2 (Port K)	7:0	A[7:0]/ A[15:8]	A[7:0]/ A[15:8]/ A[23:16]	A[7:0]/ A[23:16]	A[7:0]
PORT1 (Port J)	7:0	D[7:0]	D[7:0]	D[7:0]	D[7:0]
	7:4	CS[3:0] (A[19:16])	CS[3:0]	CS[3:0]	CS[3:0] (A[21:18])
(D + H)	3	-	ALE2	ALE2	A17
PORTO (Port H)	2	ALE1	ALE1	-	A16
	1	RE	RE	RE	RE
University of Flq	0	WE	WE	WE	WE



• Multiplexed SRAM connection using ALE2




University of Florida, EEL 3744 – File 69
© Drs. Schwartz & Arroyo

75



#### XMEGA's EBI: External Bus Interface

• Multiplexed SRAM connection using ALE1 and






#### XMEGA's EBI:

External Bus Interface

• Multiplexed SRAM LPC connection using ALE1



77


### EEL3744

#### XMEGA's EBI:

See doc8331, Figure 27-7

#### External Bus Interface


Multiplexed SRAM LPC connection using ALE1






XMEGA **Write** (SRAM 3-Port ALE1) Timing Diagram


• Notice the ALE1(H) and WE(L) signals



EEL3744 XMEGA **Read** (SRAM 3-Port See doc8331, ALE1) Timing Diagram


• Notice the ALE1(H) and RE(L) signals





# EEL3744 PIC32 EBI Interface to Asynchronous SRAM

See PIC32 Family Reference Manual, Sect. 47 External Bus Interface (EBI) Figure 47-4




University of Florida, EEL 3744 – File **09** © Drs. Schwartz & Arroyo



### EEL3744 PIC32 EBI SRAM

Read Timing



University of Florida, EEL 3744 – File 69
© Drs. Schwartz & Arroyo
83




#### EEL3744

#### PIC32 EBI SRAM

Write Timing


See PIC32 Family Reference Manual, Sect. 47 External Bus Interface (EBI) Figure 47-11




University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

# EEL3744 (TI's) Piccolo EMIF Connections


- External Memory Interface (EMIF)
  - > EM1A: Address bus; EM1BA: Bank address b
  - > EM1D: Data bus



EEL3744 (TI's) Piccolo EMIF
Async Read Timing



University of Florida, EEL 3744 – File 09
© Drs. Schwartz & Arroyo
86





#### XMEGA EBI: CTRL – Control Register

#### EBI\_CTRL

Bit	7	6	5	4	3	2	1	0	
+0x00	SDDATA	AW[1:0]	LPCMO	DE[1:0]	SRMO	DE[1:0]	IFMO	DE[1:0]	CTRL
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

- Bit 7:6 SDDATAW[1:0]: SDRAM Data Width Setting
  - > SDDATAW[1:0] = 00 for 4-bit data bus (we need for our uPad)
  - > SDDATAW[1:0] = 01 for 8-bit data bus
  - > SDDATAW[1:0] = 1X not available
- Bit 5:4 LPCMODE[1:0]: SRAM Low Pin Count Mode
  - > LPCMODE[1:0] = 00 for ALE1 (Data multiplexed with Address byte 0)
  - > LPCMODE[1:0] = X1 not available
  - > LPCMODE[1:0] = 10 for ALE1 and ALE2 (Data multiplexed with Address byte 0 and 1)

University of Florida, EEL 3744 – File 09




### XMEGA EBI: CTRL – Control Register

EBI CTRL

Bit	7	6	5	4	3	2	1	0	
+0x00	SDDATA	AW[1:0]	LPCMO	DE[1:0]	SRMO	DE[1:0]	IFMO	DE[1:0]	CTRL
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

- Bit 3:2 SRAM Mode
  - > SRMODE[1:0] = 00 for ALE1 (Address byte 0 and 1 multiplexed)
  - > SRMODE[1:0] = 01 for ALE2 (Address byte 0 and 2 multiplexed)
  - > SRMODE[1:0] = 10 for ALE1 & 2 (Address byte 0, 1, & 2 multiplexed)
  - > SRMODE[1:0] = 11 for no ALE (No address multiplexing)
- Bit 1:0 Interface Mode
  - > IFMODE[1:0] = 00 for DISABLED (EBI disabled)
  - > IFMODE[1:0] = 01 for 3PORT (EBI enabled with three-port interface)
  - > IFMODE[1:0] = 10 for 4PORT (EBI enabled with four-port interface)
  - > IFMODE[1:0] = 11 for 3PORT (EBI enabled with two-port interface)

University of Florida, EEL 3744 – File 69
© Drs. Schwartz & Arroyo
89



#### 3744 XMEGA EBI: CTRLA –

#### Control Register A

- Size of device  $\rightarrow$  which address bits can be used for base address
- The base address for each chip select must be on a 4KB boundary Examples:
  - For a 256 size, \$EF 37xx
    - But address \$EF 3yxx will work for all y!
  - > For a 4K size, \$EF 3xxx
  - > For a 64K, \$EF xxxx
  - > For a 1M, \$Ex xxxx
  - > Anything less than 4k, it will still use 4k! (since only the top 4 nibbles are used)
- Note that **ALL** unused address bits must have ALL values available

N = number of address bits in Address Size, i.e.,  $2^N = Addr$  Size

Example for 4K

0 0000	256B	256B	ADDR[23:8]
0 0001	512B	512B	ADDR[23:9]
0 0010	1K	1K	ADDR[23:10]
0 0011	2K	2K	ADDR[23:11]
0 0100	4K	4K	ADDR[23:12]
<b>/</b> N-8	$1K \times 2^{(N-10)}$	1K× 2 <sup>(N-10)</sup>	ADDR[23:N]
1 0000	16M	16M	
Other			Reserved

Address

Addr Lines

Compared

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo

### 1 XMEGA EBI: CTRLA – Control Register A

Bit	7	6	5	4	3	2	1	0
+0x00	-			ASIZE[4:0]			MOD	E[1:0]
Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

- Bit 1:0 Chip Select Mode
  - > These bits select the chip select mode and decide what type of interface is used for the external memory or peripheral

Need for University of Florida, EEL 3744 – File 09 our labs

	MODE	Group Config	Description
	00	DISABLE	Chip select disabled
	01 <b>1</b>	SRAM	Enable chip select for SRAM
,	10	LPC	Enable chip select for SRAM LPC
/	11	SDRAM	Enable chip select for SDRAM

Ex: EBI CS0 CTRLA



## XMEGA **Port H** Alternate Functions (for expansion)

• See Table 33-7, column "SRAM ALE1" for relevant control pins for using address/data busses

	Port H	Pin #	SDRAM 3P	SRAM ALE1	SRAM ALE12	LPC3 ALE1	LPC2 ALE12
	GND	53					
	VCC	54					
	PH0	55	WE(L)	WE(L)	WE(L)	WE(L)	WE(L)
	PH1	56	CAS(L)	RE(L)	RE(L)	RE(L)	RE(L)
	PH2	57	RAS(L)	ALE1(H)	ALE1(H)	ALE1(H)	ALE1(H)
	PH3	58	DQM(L)		ALE2(H)		ALE2(H)
	PH4	59	BA0	CS0(L)/A16	CS0(L)	CS0(L)	CS0(L)/A16
	PH5	60	BA1	CS1(L)/A17	CS1(L)	CS1(L)	CS1(L)/A17
	PH6	61	CKE	CS2(L)/A18	CS2(L)	CS2(L)	CS2(L)/A18
sity of © Dr	PH7	62	CLK	CS3(L)/A19	CS3(L)	CS3(L)	CS3(L)/A19



### XMEGA **Port J** Alternate Functions (for expansion)

• See Table 33-8, column "SRAM ALE1" for using address/data busses

	Port J	Pin#	SDRAM 3P	SRAM ALE1 (or 2)	LPC3 (or 2) ALE1	LPC2 ALE12
	GND	63				
	VCC	64				
	PJ0	65	D0	D0	D0/A0	D0/A0/A8
	PJ1	66	D1	D1	D1/A1	D1/A1/A9
	PJ2	67	D2	D2	D2/A2	D2/A2/A10
	PJ3	68	D3	D3	D3/A3	D3/A3/A11
	PJ4	69	A8	<b>D</b> 4	D4/A4	D4/A4/A12
	PJ5	70	A9	D5	D5/A5	D5/A5/A13
	PJ6	71	A10	D6	D6/A6	D6/A6/A14
University of Florida, EEL 3744 © Drs. Schwartz & Arro	PJ7	72	A11	D7	D7/A7	D7/A7/A15



### XMEGA **Port K** Alternate Functions (for expansion)

• See Table 33-9, column "SRAM ALE1" for using address

bus

Port K	Pin #	SDRAM 3P	SRAM ALE1	SRAM ALE2	LPC3 ALE1
GND	73				
VCC	74				
PK0	75	A0	A0/A8	A0/A8/A16	A8
PK1	76	A1	A1/A9	A1/A9/A17	A9
PK2	77	A2	A2/A10	A2/A10/A18	A10
PK3	78	A3	A3/A11	A3/A11/A19	A11
PK4	79	A4	A4/A12	A4/A12/A20	A12
PK5	80	A5	A5/A13	A5/A13/A21	A13
PK6	81	A6	A6/A14	A6/A14/A22	A14
PK7	82	A7	A7/A15	A7/A15/A23	A15

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

95



# XMEGA EBI Chip Select Base Address

Input\_Port.asm

- When setting up EBI for a specific chip select, the base address for that chip select must be chosen to initialize and reserve an address range that will trigger the correct chip select lines
- The base address will be used with the settings in EBI\_CSx\_CTRLA to determine a block of addresses for a specific chip select (x = 0, 1, 2, or 3)
- The base address has the following properties > Consists of up to 12 (=24-n) bits for the address, A<sub>23</sub>:A<sub>n</sub> (n=12, 13, ...)

— The lower n bits  $A_{n-1}$ :  $A_0$  are assumed to be zero University of Florida, EEJ. 3744- File 69 © Drs. Schwartz & Arroyo

### EE 44 XMEGA EBI Chip

Input\_Port.asm Select Base Address

• First, we define the first address that external memory can be placed, which will become the base address, e.g.,

.set IN PORT = 0x37E000

- Next, we have to point to the address which holds the desired chip selects base address
  - > We use ZH and ZL registers to hold the high and low address components of EBI\_CSx\_BASEADDR (x = 0, 1, 2, or 3) [could use X or Y instead of Z], i.e., ldi ZH, HIGH(EBI\_CS0\_BASEADDR) ldi ZL, LOW(EBI\_CS0\_BASEADDR)

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

97

## EEL 3744

#### XMEGA EBI Chip Select Base Address

Input\_Port.asm

ldi ZH, HIGH(EBI\_CS0\_BASEADDR) ldi ZL, LOW(EBI\_CS0\_BASEADDR)

- After above, Z points to the lower byte of the desired Chip Select Base Address
- We now want to load the chosen base address using Z (or X or Y)
   Use only the top 12 bits

ADDR Name	Value
EBI_CS0_BASEADDR (Lower)	??
EBI_CS0_BASEADDR (Upper)	??
EBI_CS1_BASEADDR (Lower)	??
EBI_CS1_BASEADDR (Upper)	??
EBI_CS2_BASEADDR (Lower)	??
EBI_CS2_BASEADDR (Upper)	??
EBI_CS3_BASEADDR (Lower)	??
EBI_CS3_BASEADDR (Upper)	??

University of Florida, EEL 3744 – File 09



#### XMEGA EBI Chip Select Base Address

• First take the middle byte of the 24 bit address (A15:8), and then store it, i.e.,

ldi R16, byte2(IN\_PORT) st Z+, R16

- > For example, with IOPORT = 0x37E000
  - R16 = 0xE0
- This will be stored to the location pointed to by Z
- Z is then incremented to point at the **upper byte** of the base address

ADDR Name	Value
EBI_CS0_BASEADDR (Lower)	0xE0
EBI_CS0_BASEADDR(Upper)	??
EBI_CS1_BASEADDR (Lower)	??
EBI_CS1_BASEADDR (Upper)	??

University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo

99



#### XMEGA EBI Chip

Input\_Port.asm Select Base Address

• Next we shift the desired base address by 16 bits, load into a register, i.e.,

ldi R16, byte3(IN\_PORT) st Z, R16

- > For example, with IOPORT = 0x37E000
- -R16 = 0x37
- This will be stored to the location pointed to by Z

ADDR Name	Value
EBI_CS0_BASEADDR (Lower)	0xE0
EBI_CS0_BASEADDR(Upper)	0x37
EBI_CS1_BASEADDR (Lower)	??
EBI_CS1_BASEADDR (Upper)	??

Jniversity of Florida, EEL 3744 - File



#### XMEGA EBI Chip Select Base Address

Input Port.asm

- If your desired base address is only two bytes, only the top nibble will matter
  - > For example, only the 0x7 of 0x7000 would be used
- If a 3-byte base address is desired, for example 0x1E 3000
  - > The top three nibbles are passed to the base address location, i.e., 0x1E3
  - > The chip select is triggered with any address starting at 0x1E\_3000 and going up to the size chosen in the EBI\_CTRLA register
    - If size = 16k, the CS (you might assume) is true for address 0x1E\_3000-0x1E\_6FFF; but this is incorrect! > 1 AND gate would be needed!
- You may hard code the values, but using the method shown in the Input\_Port example allows for more flexibility with base address

Values
University of Florida, EEL 3744 – File 05
© Drs. Schwartz & Arroyo

101



#### EEL3744 XMEGA EBI Chip Select (CS0-CS3)

- Each chip select **must start** at an address boundary
  - > The block size is determined by the address bits that can change
    - With the N changing address bits, the block size is 2<sup>N</sup>
  - > The other bits A23:AN must be fixed
    - A 4k block can start anywhere in expansion memory, e.g.,
       0x4000, 0x5000, 0x6000, ... 0x1 0000, 0x2 0000, 0xF 0000, 0x10 0000, ..., 0x37 0000, ..., 0xFF 0000
      - The first hex digit does not change for any one of these
    - An 8k block can start at 0x4000, 0x6000, 0x8000, ...
      - It can **NOT** start at 0x5000, since the A15:A12 = 0101 or 0110
    - A 16k block can start at 0x4000, 0x8000, 0xC000, 0x1 0000, ...
      - It can **NOT** start at 0x5000, 0x6000, 0x7000
  - For a block starting at 0x4000, A15:A14=01


© Drs. Schwartz & Arroyo



Input\_Port.asm

• When simulating in Atmel Studio, you can watch the EBI port using the IO View window and finding "External Bus Interface (EBI)"

XMEGA EBI Chip Select Base Address



University of Florida, EEL 3744 – File 09 © Drs. Schwartz & Arroyo



# The End!

University of Florida, EEL 3744 – File **09** © Drs. Schwartz & Arroyo