

ELE 432 – ADVANCED DIGITAL DESIGN PROJECT REPORT

HACETTEPE UNIVERSITY

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

PROJECT TITLE: Design of a 16-bit RISC Processor Using VHDL

PROJECT GROUP MEMBERS:

Özgürcan EDİŞ Selçuk HOLEP Burak Celal KAN Mehmet Bahadır MAKTAV

21728223 21528191 21728385 21628607

SUBMISSION DATE: 27.05.2021

SPRING 2020-2021

TABLE OF CONTENTS

TAE	BLE OF CONTENTS	
	INTRODUCTION	
2.	DESIGN AND SOLUTION	
	2.1 REFERENCE DESIGN	2
	2.2 SOLUTION	5
	2.3 OUR DESIGN	е
3.	RESULTS	12
4.	COMMENTS AND CONCLUSION	17
5.	REFERENCES	18

1. INTRODUCTION

A central processing unit (CPU) is the electronic circuitry that executes instructions such as basic arithmetic, logic, controlling and input/output operations specified by the instructions in the program. To perform these instructions, there are components inside the CPU such as CU, ALU, Registers, MAR, RAM, etc.

Processors are used in a wide range of applications such as computers, telephones, satellites, IoT systems and so on.

Modern processors employ intelligent processor architectures to exploit the parallelism of the computer programs. Von-Neumann architecture, Harvard architecture, CISC (Complex Instruction Set Computer), RISC (Reduced Instruction Set) can be given as examples for these processors.

Most complex instructions in CISC processor take many processor cycles to execute. In a pipelined processor, the overall speed of the processor depends on the slowest operation being performed. This means that the relatively complex instructions even slow down the execution of simpler instructions. That is why the RISC architecture is so popular in today's technology. First, simpler instructions could speed up the pipeline and thus provide a performance improvement. Second, simple instruction set implies less computer hardware and thus reduced cost. Therefore, the design goal was to provide simple instructions, which could execute faster. Compilers could use these instructions to construct complex operations.

In this report, we are going to present our design of a 16-bit RISC processor using VHDL. The fetch, decode and execute parts of the instruction cycle will be explained and the advantages of our design with respect to the base article of the project will be discussed. Environmental and economical aspects of a CPU design is an important issue for the future and will also be explained throughout the project report.

2. DESIGN AND SOLUTION

2.1 REFERENCE DESIGN

Schematic of the article given on the project instructions page is as given below.




Figure 2.1: Reference Design

As can be seen from the schematic, design units are given as blocks. So, the interna design of these blocks and thus, the design of the general schematic is up to the readers' choices. Names of the registers and data lines are changed in our design to ensure the user friendliness of the written VHDL code.

Some multiplexers and the logic gates are implemented into the design units for better readability. Data busses for the design units are connected to the same general line and the enable signals are used to specify the direction of the data flow.

Keeping this in mind, our RTL schematic is as given below.

Instruction set of the base design is as given below. Some of these instructions are implemented using a single opcode. As an example, MOV, STORE and LOAD instructions are implemented using a single opcode. IR is modified to realize this operation. Nevertheless, outputs of the functions match with the theoretical ones for our design.

	Instruction	Opcode				Operation
1	ADD	0	0	0	0	Rd = Rs1 + Rs2
2	SUB	0	0	0	1	If RS1 > RS2 Then Rd = RS1 - RS2 Else Rd = RS2 - RS1
3	AND	0	0	1	0	Rd = Rs1 & Rs2
4	OR	0	0	1	1	Rd = Rs1 Rs2
5	NOT	0	1	0	0	$Rd = \sim Rs$
6	XOR	0	1	0	1	$Rd = Rs1 ^ Rs2$
						If Rs1 = Rs2 Then Equal = 1, else Equal =0
						If $R1 = 0$ Then $AZ = 1$, else $AZ = 0$
7	CMP (Equal	0	1	1	0	If Rs2 =0 Then BZ =1, else BZ =0
						If Rs1> Rs2 Then AGB = 1, else AGB = 0
						If Rs1 $<$ Rs2 Then ALB = 1, else ALB = 0
8	SHIFT LEFT	0	1	1	1	Rd=Rs1 <<1
9	SHIFT RIGHT	1	0	0	0	Rd=Rs1 >>1
10	LOAD	1	0	0	1	Rd = Mem[Rs1]
11	STORE	1	0	1	0	Mem[Rs1] = Rs2
12	JUMP	1	0	1	1	PC = PC+Offset
13	NOP	1	1	0	0	No operation
14	JZ	1	1	0	1	PC = PC+Offset if Rd == 0
15	JNZ	1	1	1	0	PC = PC+Offset if Rd != 1
16	LOAD 8-BIT IMMEDIATE	1	1	1	1	Rd = 8-bit Immediate

Figure 2.2: Reference Instruction Table

Now, we will be explaining our design and instruction set. First, here is our schematic for the inner design of the CPU.

2.2 SOLUTION

REGFILE PO TANK PROISTER

TEMPREGISTER

ATR

ATR

ATR

ACC

TEMPREGISTER

AACC

TEMPREGISTER

TEMPREGISTER

AACC

TEMPREGISTER

AACC

TEMPREGISTER

TEMPRE

Figure 2.3: Schematic of the Processor

As can be seen from the schematic, we have made several changes to the reference schematic. These changes can be listed as below.

- We have used a single data bus for the register connections to reduce power consumption. Thus, the production cost of the chip is lowered.
- Number of instructions are increased to 31. Thus, opcodes are extended to 5 bits. As a
 result, source registers are taken one by one, and the destination register is chosen
 according to the IR8-IR10 bits of the instruction register for three operand instructions.
 This means that the destination register for the three operand instructions can be
 chosen from R0 to R6 using these bits.
- Immediate data and the memory address are taken as 16-bit using an extra cycle.
- A stack segment and a stack pointer are added to the design. To ensure that the code segment and the stack segment do not crosses addresses, stack is located at the end of the RAM.

An improved FSM is used in the CU to control the timing of the enable signals
dynamically. This way, instruction life cycle depends on the type of the instruction. As
a result, faster CPU operation is acquired. Details will be given later.

2.3 OUR DESIGN

Top level schematic is made up of two components, CPU and RAM. Connections between these two is established using separate address and data buses. Schematic of the Controller (top level entity) is as shown below.




Figure 2.4: Controller Schematic

Data bus and address bus are 16 bits, and the RAM is configured before the program starts. To configure the RAM, START signal is disabled and the specified values are loaded to the specified addresses located in the RAM synchronously. Memory capacity of the unit is 64K x 16 bits. Thus, CPU can address up to 64K locations.

CPU is designed in a structural fashion. Control Unit (CU), Arithmetic-Logic Unit (ALU), Register File, Program Counter, Stack Pointer, Temporary Registers (ATR and TR), Accumulator, Instruction Register (IR), Memory Address Register (MAR) and Flag Register (FR) are the components of this structure. There is a phase difference of 180 degrees between the clock of the CU and the other components of the structure.




Figure 2.5: RTL Schematic of the Processor

CONTROL UNIT

Control unit is the most important building block of the CPU. System is controlled using the control signals outputted from the unit and the execution time of the instructions are made dynamic using an FSM named as "Stepper".




Figure 2.6 Inside of the Stepper

Details of each step is as given below.

STEP 0	Data on program counter(PC) to memory address register(MAR).
STEP 1	Data on ram to instruction register(IR). As the same time increase PC.
STEP 2	If an operand is needed to be taken as immediate data or from RAM, repeat step 0.
	After repeating the step 0, go to step 3.
	If the instruction is STORE or LOAD, go to step 4.
	If none of the above is necessary, go to step 5.
STEP 3	Data on RAM to temp register(TR)*. As the same time increase PC.
	*Temp register(TR) is a register which stores operands (Immediate data, RAM)
STEP 4	If the operand is RAM address of data set TR to MAR.
	If the instruction is STORE or LOAD, set GP register to MAR.
STEP 5	Enable ALU or Control Unit Decoder (CUD) by checking instruction type (IR15);
	(1 \rightarrow CU instruction, 0 \rightarrow ALU instruction).
	After decoding if the instruction;
	 is a CU instruction, execute and return step 0. If stack instruction, data on stack pointer (SP) to MAR and go to step 6.
	- Is an ALU instruction, write destination data to ALU Temp Register(ATR).
STEP 6	Read source data.
	If PUSH, move source register to stack and decrement SP. If POP, increment SP.
	Return to step 0 if stack instruction (W input = 1).
STEP 7	If an ALU instruction is being executed, write the data on accumulator to
	destination register.
	If POP, move data on stack to destination register.

Stepper state diagram is as shown below.




Figure 2.7 Stepper State Diagram

Instruction set of our design is as given on the next two pages.

						INS	STRUCT	ION SE	T							
INSTRUCTION CODE																
MNEMONIC	D15	D14	D13	D12	D11	D10	D9	D8	D3	D3	D3	D3	D9	D9	D1	D0
ADD	0	0	0	0	0	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Add source 1 to source	e 2 and	store i	n sourc	e 1 or d	estinati	on										
SUB	0	0	0	0	1	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Subtract source 2 fro	abtract source 2 from source 1 and store in source 1 or destination															
AND	0	0	0	1	0	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Logical AND source 1	with so	urce 2 a	and sto	re in so	urce 1 c	r destir	nation		_							
OR	0	0	0	1	1	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Logical OR source 1 w	rith sou	rce 2 ar	nd store	in sour	ce 1 or	destina	ition									
NOT	0	0	1	0	0	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Logical NOT source 1	with so	urce 2 a	and sto	re in so	urce 1 c	r destir	nation									
XOR	0	0	1	0	1	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Logical XOR source 1	with so	urce 2 a	nd stor	re in sou	ırce 1 o	r destir	ation									
СМР	0	0	1	1	0	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Compare source 1 wi	th sourc	e 2 and	l store t	the resu	lt in so	urce 1 c	r destir	nation	_							
SHL	0	0	1	1	1	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Shift source 1 by 1 bit	to the l	left and	store t	he resu	lt in sou	ırce 1 o	r destin	ation								
SHR	0	1	0	0	0	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Shift source 1 by 1 bit	to the	right an	d store	the res	ult in sc	urce 1	or desti	nation								
INC	0	1	0	0	1	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Increment source 1 b	y 1 and	store th	ne resul	t in sou	rce 1 or	destina	ation									
DEC	0	1	0	1	0	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Decrement source by	1 and s	tore the	e result	in sour	ce 1 or	destina	tion									
ROR	0	1	0	1	1	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Rotate source 1 from	left to	the righ	t and st	tore the	result i	in sourc	e 1 or o	destinat	ion							
ROL	0	1	1	0	0	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Rotate source 1 from right to the left and store the result in source 1 or destination																
ADC	0	1	1	0	1	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Add soruce 1 to sourc	e 2 with	h carry	and sto	re the r	esult in	source	1 or de	estinatio	on							
SBB	0	1	1	1	0	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Subtract source 1 fro	m sourc	e 2 witl	n borro	w and s	tore the	e result	in sour	ce 1 or	destinati	on						
MDL	0	1	1	1	1	D	D	D	S1(D)	S1(D)	S1(D)	S1(D)	S2	S2	S2	S2
Take the modulo of s	ource 1	and st	ore the	result i	n source	e 1 or d	estinati	on								

Anove source to destination (D(8) = 0). STORE if D(9) = 1 and D(8) = 1, stores the content of the source register on the memory address shown by the destination register. LOAD if D(9) = 0 and D(8) = 1, loads the content on the memory address shown by the source register to the destination register. XCHG																	
ythe destination register. LOAD if D(9) = 0 and D(8) = 1, loads the content on the memory address shown by the source register to the lestination register. XCHG	MOV/STORE/LOAD							0/1									
Sestimation register.																	
Section Sect	destination register.																
JMP	XCHG	1	0	0	0	1	Х	x	х	D	D	D	D	S	S	S	S
JZ	Exchange source with	schange source with destination															
12	JMP	1	0	0	1	0	Х	Х	Х	0	0	0	0	S	S	S	S
ump to memory address (source) if zero flag is set JNZ	Unconditional jump to	o memo	ry addr	ess (so	urce)												
INZ	JZ	1	0	0	1	1	Х	х	Х	0	0	0	0	S	S	S	S
Ump to memory address (source) if zero flag is not set JG	Jump to memory add	ress (so	urce) if	zero fla	g is set			<u> </u>				<u>'</u>					
JG	JNZ	1	0	1	0	0	Х	Х	х	0	0	0	0	S	S	S	S
Unity to memory address (source) if carry flag and zero flag are not set JLE	Jump to memory add	ress (so	urce) if	zero fla	g is not	set											
JLE	JG	1	0	1	0	1	Х	X	Х	0	0	0	0	S	S	S	S
1	Jump to memory add	ress (so	urce) if	carry fl	ag and a	zero fla	g are no	ot set									
1	JLE	1	0	1	1	0	Х	Х	Х	0	0	0	0	S	S	S	S
PUSH 1 1 0 0 0 X X X X X X X X X X X X X X X	Jump to memory add	ress (so	urce) if	carry fl	ag or ze	ro flag	is set							_			
PUSH 1 1 0 0 0 X X X X X X X X X X X X X X X		1	0	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
POP 1 1 0 0 1 X X X X D D D D X X X X X POP TOP THE INTERPRETATION OF THE INTERPRETATION	Empty			'										•			
POP	PUSH	1	1	0	0	0	Х	Х	Х	Х	Х	Х	Х	S	S	S	S
PUSHF	Push the contents of	the sou	rce regi	ster to	the stac	:k						ı					
PUSHF 1 1 0 1 0 X X X X X X X X X X X X X X X	POP	1	1	0	0	1	Х	Х	Х	D	D	D	D	Х	Х	Х	Х
POPF 1 1 0 1 1 X X X X X X X X X X X X X X X	Pop the last contents	stored	on the s	stack to	the de	stinatio	on regis	ter									
POPF 1 1 0 1 1 X X X X X X X X X X X X X X X	PUSHF	1	1	0	1	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
Top the last content stored on the stack to the flag register IN	Push the contents of	the flag	registe	r to the	stack							I					
IN 1 1 1 0 0 X X X D D D D X X X X X A A A A A A A A	POPF	1	1	0	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
OUT 1 1 1 0 1 X X X X X X X X X X S S S S Output to GPIO pin (destination) from source (Not implemented) NOP 1 1 1 1 0 X X X X 0 0 0 0 X X X X X X X	Pop the last content s	tored o	n the st	tack to	the flag	registe	r										
OUT 1 1 1 0 1 X X X X X X X X X X S S S S Output to GPIO pin (destination) from source (Not implemented) NOP 1 1 1 1 0 X X X X 0 0 0 0 X X X X X No operation HLT 1 1 1 1 0 0 0 0 X X X X X X X X X X X X	IN	1	1	1	0	0	Χ	Х	Х	D	D	D	D	Х	Х	Х	Х
Output to GPIO pin (destination) from source (Not implemented) NOP 1 1 1 1 0 X X X 0 0 0 0 X X X No operation HLT 1 1 1 1 1 1 1 1 X X X X X X X X	Take input from GPIO	pin(sou	ırce) to	destina	tion (N	ot impl	emente	ed)									
NOP 1 1 1 1 0 X X X 0 0 0 0 X X X X No operation HLT 1 1 1 1 1 1 1 1 X	ОИТ	1	1	1	0	1	Х	Х	х	Х	Х	Х	Х	S	S	S	S
No operation HLT	Output to GPIO pin (d	estinati	on) fro	m sourc	e (Not	implem	ented)										
HLT 1 1 1 1 0 0 0 X X X X X X X X	NOP	1	1	1	1	0	Х	Х	Х	0	0	0	0	Х	Х	Х	Х
	No operation																
nter the stopped state.	HLT	1	1	1	1	1	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х
	Enter the stopped sta	te.															

		Destination/Source								
SRC1/SRC2	D7/D3	D6/D2	D5/D1	D4/D0	DESCRIPTION					
0-13	Х	Х	Х	Х	Register					
14	1	1	1	0	Immediate Data					
15	1	1	1	1	Memory					

	Destination/Source									
DST	D10	D9	D8	DESCRIPTION						
0-6	Х	Х	Х	Register						
7	1	1	1	Use only SRC1 and SRC2						

3. RESULTS


We have implemented all the instructions shown in the above table successfully. To easily test all the aspects of our CPU, a Python script has been written that outputs a VHDL test bench. An assembly code is given to this script as input. The code that is given in project details document is given below.

```
[CODE]
      MOV R0, 07h
      MOV R1, 05h
      MOV R2, 0Bh
      SUB R3, R1, R0
      MOV R5, 0Dh
      CMP R4, 0
      JZ jmp1
      NOP
jmp1:
      CMP R6, R4, R3
      ADD R4, R6, R2
      STORE R5, R4
      JMP jmp2
      NOP
      NOP
jmp2:
      XOR R5, R3, R6
      NOT R2, R5
      LOAD R8, R2
      HLT
```

Resulting test bench output is given below.

```
wait for fast clk period / 2;
Reset <= '0';
-- CODE SEGMENT
TMP_DATA <= x"800E";</pre>
                           WAIT FOR fast clk period;
TMP DATA <= x"0007";
                           WAIT FOR fast_clk_period; -- MOV RO, 07h
TMP DATA <= x"801E";
                           WAIT FOR fast_clk_period;
TMP_DATA <= x"0005";
                           WAIT FOR fast_clk_period; -- MOV R1, 05h
TMP DATA <= x"802E";
                           WAIT FOR fast_clk_period;
TMP_DATA <= x"000B";</pre>
                           WAIT FOR fast clk period; -- MOV R2, OBh
TMP_DATA <= x"0B10";
                           WAIT FOR fast_clk_period; -- SUB R3, R1, R0
TMP_DATA <= x"805E";
TMP_DATA <= x"000D";</pre>
                           WAIT FOR fast_clk_period;
                           WAIT FOR fast_clk_period; -- MOV R5, ODh
TMP DATA <= x"374E";</pre>
                           WAIT FOR fast_clk_period;
TMP DATA <= x"0000";
                           WAIT FOR fast clk period; -- CMP R4, 0
TMP_DATA <= \times"980E";
                           WAIT FOR fast_clk_period;
TMP_DATA <= x"000E";
TMP_DATA <= x"F000";</pre>
                           WAIT FOR fast_clk_period; -- JZ jmp1
                           WAIT FOR fast_clk_period; -- NOP
WAIT FOR fast_clk_period; -- CMP R6, R4, R3
TMP DATA <= x"3643";
TMP DATA <= x"0462";
                           WAIT FOR fast clk period; -- ADD R4, R6, R2
TMP DATA <= x"8354";
                           WAIT FOR fast clk period; -- STORE R5, R4
TMP_DATA <= x"900E";
                           WAIT FOR fast_clk_period;
                           WAIT FOR fast_clk_period; -- JMP jmp2
WAIT FOR fast_clk_period; -- NOP
TMP DATA <= x"0015";
TMP DATA <= x"F000";
TMP DATA <= x"F000";
                           WAIT FOR fast_clk_period; -- NOP
TMP_DATA <= x"2D36";
                           WAIT FOR fast_clk_period; -- XOR R5, R3, R6
TMP DATA <= x"2250";
                           WAIT FOR fast_clk_period; -- NOT R2, R5
TMP_DATA <= x"8182";
                           WAIT FOR fast_clk_period; -- LOAD R8, R2
TMP DATA <= x"F800";
                           WAIT FOR fast clk period; -- HLT
TMP DATA <= "ZZZZZZZZZZZZZZZ;";</pre>
START <= '1';
wait for clk_period * 300;
STOP <= '1';
```


The resulting waveform of the simulation is shown below.




Another program has been executed on the CPU designed to show the capabilities and advantages of our design. A Pascal triangle is drawn on the memory with this program. The assembly code is given below.

```
[CODE]
process:
   MOV RO, 3FH
   MOV R1, R0
   MOV R2, 40H
                      ; Set AL as Previous Temp Value (Initial Zero)
   SUB RO, RO
   MOV R3, 500h
                      ; Allocate 500h location to store next line
                      ; data temporarily.
   PUSH R3
                              ; Store First R3 location.
   MOV R4, 10
                              ; Count of line.
   MOV R10, 1
    STORE R3, R10
                              ; Start temporary data with 1
process line:
    POP R3
                            ; Pop R3 to return first temp location.
    PUSH R3
                              ; Store First R3 location again.
    PUSH R2
                            ; Store R2 Initial offset location to
                            ; start with next block.
   SUB RO, RO
                              ; Refresh Previous Temp Value as 0.
    current line loop:
                              ; Start write current line values.
       LOAD R8, R3
       CMP R8, 0
       JZ current line last ; Break if current line has finished.
       LOAD R5, R3
                       ; Load value on R3 memory address
                            ; temporarily on R5
                            ; Set current pointer as R5
       STORE R2, R5
       INC R2
                              ; Go to next pointer.
       LOAD R9, R3
       ADD R9, R0
                          ; Add to temp data, previous temp value
       STORE R3, R9
                             ; to prepare next line.
       INC R3
       MOV RO, R5
       JMP current line loop
    current line last:
                           ; Set temp data as 1 because of the
       STORE R3, R10
                            ; line's last values already 1.
       POP R2
       ADD R2, 10h
                              ; Pass to next line.
       DEC R4
       CMP R4, 0
       JG process line ; To process next line, jump process line.
POP R3
HLT
```

The results are shown below.



Memory view:



4. COMMENTS AND CONCLUSION

Elements of the CPU are researched and explained in detail. Control Unit and its elements are designed to obtain a simple and efficient control signal structure. Fetch, decode and execute cycles are implemented according to the step structure given in the design section considering economic purposes. Connections between the CPU and the RAM is implemented using separate data buses and address buses for simplicity. Final design of the system is tested and the result for each function is explained in detail.

Example table given on the project template is implemented successfully and the final value of each parameter is shown for better readability.

Each student took part in each phase of the project equally.

 $Selçuk\ Holep = CU, ALU, Registers\ and\ RAM$

 $Burak\ Celal\ Kan = CU, ALU, Registers\ and\ RAM$

 $\ddot{O}zg\ddot{u}rcan\ Edis = CU, ALU, Registers\ and\ RAM$

 $Mehmet\ Bahadir\ Maktav = CU, ALU, Registers\ and\ RAM$

5. REFERENCES

- 1) But How Do It Know? The Basic Principles of Computers for Everyone, J. Clark Scott, 2009
- 2) Intel 4004, 8008 and 8086 CPU Datasheet
- 3) ELE336 Microprocessor Architecture and Programming Lecture Notes