Hide content and notifications from this user.
Contact Support about this user's behavior.
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
Repository for basic (and not so basic) Verilog blocks with high re-use potential.
Tests for example Rocket Custom Coprocessors
Facilitates building open source tools for working with hardware description languages (HDLs)
Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program
C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
Seeing something unexpected? Take a look at the
GitHub profile guide.