

CS223 Laboratory Assignment 2

Full adder, full subtractor and 2-bit adder on FPGA

Lab dates and times:

Section 1:	02.03.2020 Monday	08:40-12:25
Section 2:	04.03.2020 Wednesday	08:40-12:25
Section 3:	03.03.2020 Tuesday	08:40-12:25
Section 4:	05.03.2020 Thursday	08:40-12:25

Location: EA Z04 (in the EA building, straight ahead past the elevators)

Groups: Each student will do the lab individually. Group size = 1

Preliminary Report (30 pts)

In the previous lab, you implemented a Half Adder using gates on the bread board. In this lab you will implement very similar circuits, but this time on the **FPGA**. Today's lab needs considerable advance preparation. You need to learn how to work with Xilinx's design tool set before attending the lab. In addition, SystemVerilog models and testbenches should be prepared in advance, and assembled neatly into a Preliminary Report with a cover page and pages for the SystemVerilog codes. Each page should have a proper heading. The content of the report will be as follows:

- (a) A cover page including: course code, course name and section, the number of the lab, your name-surname, student ID, date.
- (b) Circuit schematic for full adder using 2-input XOR, AND and OR gates (refer to Figure 1).
- (c) Circuit schematic for full subtractor (refer to Figure 3).
- (d) Circuit schematic for a 2-bit adder made from two full adders (as ready black-boxes, you don't need to draw the same things again).
- (e) Behavioral SystemVerilog module for the full adder and a testbench for it.
- (f) Structural SystemVerilog module for the full adder and a testbench for it.
- (g) Structural SystemVerilog module for the full subtractor and a testbench for it.
- (h) Structural SystemVerilog module for the 2-bit adder and a testbench for it. Use the full adder module you wrote in part (f).

Note that behavioral model describes the function of a module using Boolean equations and continuous assignment statements, whereas structural modeling refers to using and combining simpler pieces of modules (it is an application of hierarchy). You can refer to the slides of Chapter 4 of your textbook in Unilica while preparing your modules and testbenches.

The Preliminary Report must be uploaded to Unilica before the start of lab. You will need a copy of your designs and SystemVerilog programs with you to use it in the lab. Therefore, you should get a copy of it before you come to the lab, for your own use.

Additional pre-lab work:

You should read the following documents (available on Unilica) to be familiar with steps of design flow (Simulation, Synthesis, Implementation, Bitstream Generation, Downloading to FPGA board), using Xilinx **Vivado** tool. You can download, install and practice working with Xilinx Vivado on your own computer with free webpack license.

- Suggestions for Lab Success.
- Basys 3 Vivado Decoder Tutorial.
- Vivado Tutorial.
- Basys 3 FPGA Board Reference Manual.




Figure 1: Full Adder

X	Y	Cin	Cout	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Figure 2: Truth table of the full adder




Figure 3: Full Subtractor

A	B	Bin	D	Bo
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Figure 4: Truth table of the full subtractor

Implementation on FPGA (70 pts)

In this step, you implement your modules on FPGA board. You don't need to connect your **Basys 3** board to the Beti board. Working with standalone Basys 3 and having it connected to your computer is enough for this lab. There are some switches and LEDs available on Basys 3 which you can use them.

- *Create a new Xilinx Vivado Project. Use appropriate names for files and folders, keeping the project in a directory where you can find it later and erase it (at the end of lab).*
- (a) Simulation: Implement the full adder module in behavioral style (preliminary part-e). Then, using the SystemVerilog testbench code you wrote, verify in simulation that your circuit works correctly.
- (b) Simulation: Implement the full adder module in structural style (preliminary part-f). Then, using the SystemVerilog testbench code you wrote, verify in simulation that your circuit works correctly.
- (c) Simulation: Implement the full subtractor module in structural style (preliminary part-g). Then, using the SystemVerilog testbench code you wrote, verify in simulation that your circuit works correctly.
- (d) Simulation: Implement the 2-bit adder module using two full adders you wrote (preliminary part-h). Then, using the SystemVerilog testbench code you wrote, verify in simulation that your circuit works correctly.
- (e) When you are convinced that your codes work correctly, show the simulation results to your TA. Be prepared to answer questions that you may be asked.
- (f) Program the FPGA: Now, follow the Xilinx Vivado design flow to synthesize, implement, generate bitstream file, and program all three modules to Basys 3 FPGA board.
- (g) Test your design: Using the switches and LEDs (on Basys 3) that you have assigned in constraint file (.xdc), test your designs. When you are convinced that they work correctly, show the physical implementation results to the TA. Be prepared to answer questions that you may be asked.

Submit your code for MOSS similarity testing

Finally, when you are done and before leaving the lab, you need to upload the file StudentID_SectionNumber.txt created in the Implementation with FPGA part. Be sure that the file contains exactly and only the codes which are specifically detailed above. If you have multiple files, just copy and paste them in order, one after another inside text file. Check the specifications! Even if you didn't finish or didn't get the SystemVerilog part working, you must submit your code to the Unilica Assignment for similarity checking. Your codes will be compared against all the other codes in all sections of the class, by the MOSS program, to determine how similar it is (as an indication of plagiarism). So be sure that the code you submit is the code that you actually wrote yourself! All students must upload their code to the 'Unilica Assignment' specific for their sections. Check submission time and don't miss it before leaving the lab. After taking a backup of your work, don't forget to delete it from computer. Because students of other sections will work with your system too.

Clean Up

- (1) Clean up your lab station, and return all the parts, wires, the Beti trainer board, etc. Leave your lab workstation for others the way you would like to find it.
- (2) CONGRATULATIONS! You are finished with Lab#2 and are one step closer to becoming a computer engineer.

NOTES

- Advance work on this lab, and all labs, is strongly suggested.
- Be sure to read and follow the Policies for CS223 labs, posted in Unilica.

LAB POLICIES

1. There are three computers in each row in the lab. Don't use middle computers, unless you are allowed by lab coordinator.
2. You borrow a lab-board containing the development board, connectors, etc. in the beginning. The lab coordinator takes your signature. When you are done, return it to his/her, otherwise you will be responsible and lose points.
3. Each lab-board has a number. You must always use the same board throughout the semester.
4. You must be in the lab, working on the lab, from the time lab starts until you finish and leave. (bathroom and snack breaks are the exception to this rule). Absence from the lab, at any time, is counted as absence from the whole lab that day.
5. No cell phone usage during lab. Tell friends not to call during the lab hours--you are busy learning how digital circuits work !
6. Internet usage is permitted only to lab-related technical sites. No Facebook, Twitter, email, news, video games, etc--you are busy learning how digital circuits work !
7. You need to be in lab on time and turn in your preliminary report at the start of the lab.