

INSTRUCTION SET				
Arithmetic Operations				
ADD A,source	add source to A	1,2	12	
ADD A,#data		2	12	
ADDC A,source	add with carry	1,2	12	
ADDC A,#data		2	12	
SUBB A,source	subtract from A with borrow	1,2	12	
SUBB A,#data		2	12	
INC A	increment	1	12	
INC source		1,2	12	
INC DPTR *		1	24	
DEC A	decrement	1	12	
DEC source		1,2	12	
MUL AB	multiply A by B	1	48	
DIV AB	divide A by B	1	48	
DA A	decimal adjust	1	12	

Legend				
Rn	register addressing using R0-R7			
direct	8bit internal address (00h-FFh)			
@Ri	indirect addressing using R0 or R1			
source	any of [Rn, direct, @Ri]			
dest	any of [Rn, direct, @Ri]			
#data	8bit constant included in instruction			
#data16	16bit constant included in instruction			
bit	8bit direct address of bit			
rel	signed 8bit offset			
addr11	11bit address in current 2K page			
addr16	16bit address			


* INC DPTR increments the 24bit value DPP/DPH/DPL


Data Transfer Operations				
MOV A,source		1,2	12	
MOV A,#data		2	12	
MOV dest,A	move source to destination	1,2	12	
MOV dest,source		1,2,3	24	
MOV dest,#data		2,3	12,24	
MOV DPTR,#data16		3	24	
MOVC A,@A+DPTR	move from code memory	1	24	
MOVC A,@A+PC		1	24	
MOVX A,@Ri		1	24	
MOVX A,@DPTR	move to/from data memory	1	24	
MOVX @Ri,A		1	24	
MOVX @DPTR,A		1	24	
PUSH direct	push onto stack	2	24	
POP direct	pop from stack	2	24	
XCH A,source	exchange bytes	1,2	12	
XCHD A,@Ri	exchg low digits	1	12	

Program Branching				
ACALL addr11	call subroutine	2	24	
LCALL addr16		3	24	
RET	return from sub.	1	24	
RETI	return from int.	1	24	
AJMP addr11	jump	2	24	
LJMP addr16		3	24	
SJMP rel		2	24	
JMP @A+DPTR		1	24	
JZ rel	jump if A = 0	2	24	
JNZ rel	jump if A not 0	2	24	
CJNE A,direct,rel	compare and jump if not equal	3	24	
CJNE A,#data,rel		3	24	
CJNE Rn,#data,rel		3	24	
CJNE @Ri,#data,rel		2	24	
DJNZ Rn,rel	decrement and jump if not zero	2	24	
DJNZ direct,rel		3	24	
NOP	no operation	1	12	

Boolean Variable Manipulation				
CLR C	clear bit to zero	1	12	
CLR bit		2	12	
SETB C	set bit to one	1	12	
SETB bit		2	12	
CPL C	complement bit	1	12	
CPL bit		2	12	
ANL C,bit	AND bit with C	2	24	
ANL C,#data	...NOTbit with C	2	24	
ORL C,bit	OR bit with C	2	24	
ORL C,#data	...NOTbit with C	2	24	
MOV C,bit	move bit to bit	2	12	
MOV bit,C		2	24	
JC rel	jump if C set	2	24	
JNC rel	jmp if C not set	2	24	
JB bit,rel	jump if bit set	3	24	
JNB bit,rel	jmp if bit not set	3	24	
JBC bit,rel	jmp/clear if set	3	24	

ASSEMBLER DIRECTIVES				
EQU	define symbol	DW	store word values in program memory	
DATA	define internal memory symbol	ORG	set segment location counter	
IDATA	define indirect addressing symbol	END	end of assembly source file	
XDATA	define external memory symbol	CSEG	select program memory space	
BIT	define internal bit memory symbol	XSEG	select external data memory space	
CODE	define program memory symbol	DSEG	select internal data memory space	
DS	reserve bytes of data memory	ISEG	select indirectly addressed internal data memory space	
DBIT	reserve bits of bit memory	BSEG	select bit addressable memory space	
DB	store byte values in program memory			

PIN FUNCTIONS					
					
MQFP	CSP		MQFP	CSP	
1	56	P1.0 / ADC0 / T2	27	29	SDATA / MOSI
2	1	P1.1 / ADC1 / T2EX	28	30	P2.0 / A8 / A16
3	2	P1.2 / ADC2	29	31	P2.1 / A9 / A17
4	3	P1.3 / ADC3	30	32	P2.2 / A10 / A18
5	4,5	AV _{DD}	31	33	P2.3 / A11 / A19
6	6,7,8	AGND	32	34	XTAL1 (in)
7	9	C _{REF}	33	35	XTAL2 (out)
8	10	V _{REF}	34	36	DV _{DD}
9	11	DAC0	35	37,38	DGND
10	12	DAC1	36	39	P2.4 / A12 / A20
11	13	P1.4 / ADC4	37	40	P2.5 / A13 / A21
12	14	P1.5 / ADC5 / SS	38	41	P2.6 / A14 / A22 / PWM0
13	15	P1.6 / ADC6	39	42	P2.7 / A15 / A23 / PWM1
14	16	P1.7 / ADC7	40	43	EA
15	17	RESET	41	44	PSEN
16	18	P3.0 / RxD	42	45	ALE
17	19	P3.1 / TxD	43	46	P0.0 / AD0
18	20	P3.2 / INT0	44	47	P0.1 / AD1
19	21	P3.3 / INT1 / MISO / PWM1	45	48	P0.2 / AD2
20	22	DV _{DD}	46	49	P0.3 / AD3
21	23	DGND	47	50	DGND
22	24	P3.4 / T0 / PWM0 / EXTCLK	48	51	DV _{DD}
23	25	P3.5 / T1 / CONVST	49	52	P0.4 / AD4
24	26	P3.6 / WR	50	53	P0.5 / AD5
25	27	P3.7 / RD	51	54	P0.6 / AD6
26	28	SCLOCK	52	55	P0.7 / AD7




INTERRUPT VECTOR ADDRESSES				
Interrupt Bit	Interrupt Name	Vector Address	Priority within Level	
PSMCON.5	Power Supply Monitor Interrupt	43h	1	
WDS	WatchDog Timer Interrupt	5Bh	2	
IE0	External Interrupt 0	03h	3	
ADCI	End of ADC Conversion Interrupt	33h	4	
TF0	Timer0 Overflow Interrupt	0Bh	5	
IE1	External Interrupt 1	13h	6	
TF1	Timer1 Overflow Interrupt	1Bh	7	
ISP/I2CI	SPI/I2C Interrupt	3Bh	8	
RI/TI	UART Interrupt	23h	9	
TF2/EXF2	Timer2 Interrupt	2Bh	10	
TIMECON.2	Time Interval Counter Interrupt	53h	11	

ADuC832

MicroConverter®

Quick Reference Guide

- a "Data Acquisition System on a Chip"**
- the ADuC832 is:*
- ADC:** 12bit, 5μs, 8channel, self calibrating 0.5LSB INL & 70dB SNR
 - DAC:** dual, 12bit, 15μs, voltage output 1LSB DNL
 - Flash/EEPROM:** 62K bytes Flash/EE program memory 4K bytes Flash/EE data memory
 - microcontroller:** industry standard 8052 32 I/O lines, programmable PLL clock (131KHz to 16.8MHz from 32KHz crystal)
 - other on-chip features:** temperature sensor, power supply monitor, watchdog timer, flexible serial interface ports, voltage reference, time interval counter, dual 8/16bit PWM, power-on-reset



decimal address	HEX address	LOWER RAM															
127	7Fh	General Purpose Area	MSB address	(bit addresses)												LSB address	
...	...																
48	30h																
47	2Fh	Bit Addressable Area	7Fh	7Eh	7Dh	7Ch	7Bh	7Ah	79h	78h							
46	2Eh		77h	76h	75h	74h	73h	72h	71h	70h							
45	2Dh		6Fh	6Eh	6Dh	6Ch	6Bh	6Ah	69h	68h							
44	2Ch		67h	66h	65h	64h	63h	62h	61h	60h							
43	2Bh		5Fh	5Eh	5Dh	5Ch	5Bh	5Ah	59h	58h							
42	2Ah		57h	56h	55h	54h	53h	52h	51h	50h							
41	29h		4Fh	4Eh	4Dh	4Ch	4Bh	4Ah	49h	48h							
40	28h		47h	46h	45h	44h	43h	42h	41h	40h							
39	27h		3Fh	3Eh	3Dh	3Ch	3Bh	3Ah	39h	38h							
38	26h		37h	36h	35h	34h	33h	32h	31h	30h							
37	25h		2Fh	2Eh	2Dh	2Ch	2Bh	2Ah	29h	28h							
36	24h		27h	26h	25h	24h	23h	22g	21h	20h							
35	23h		1Fh	1Eh	1Dh	1Ch	1Bh	1Ah	19h	18h							
34	22h		17h	16h	15h	14h	13h	12h	11g	10h							
33	21h		0Fh	0Eh	0Dh	0Ch	0Bh	0Ah	09h	08h							
32	20h		07h	06h	05h	04h	03h	02h	01h	00h							

The diagram illustrates the memory layout of the device. It is divided into several key regions:

- Flash/EE (4K pages):** Located at the top, spanning from 3FFh to FFFFh. It contains 4K bytes of data, accessible through SFRs. The top page is labeled 'page 1023' and the bottom page is labeled 'page 0'.
- Internal Data Memory:** A 2K byte region located between 000h and 7FFh. It is labeled 'CFG832=1'.
- External Data Memory:** A 16M byte addressable region located below the internal data memory, starting at 7FFh. It is labeled 'CFG832=0'.
- RAM:** Consists of two 128 byte regions at the bottom, labeled 'upper RAM' and 'lower RAM', both using indirect addressing.
- SFRs:** Special Function Registers located between the RAM and the internal data memory, using direct addressing.

MAP KEY		mnemonic		address		reset value		these bits are contained in this byte		mnemonic		reset value		address	
SPR1	0	SPR0	0	SPIC0N	F8h	04h									

ISPI	WCOL	SPE	SPIM	CPOL	CPHA	SPR1	SPR0	SPIC0N	DAC0L	DAC0H	DAC1L	DAC1H	DAC0N	(reserved)
F7h	0Fh	0	0	0	1	0	0	F8h	04h	00h	F8h	04h	04h	(reserved)
F7h	0Fh	0	0	0	0	0	0	F0h	00h	00h	F0h	00h	04h	(reserved)
MD0	MDE	MCO	MDI	I2CM	I2CQR	I2CTX	I2CI	I2CC0N	(reserved)	(reserved)	(reserved)	(reserved)	ADCC0N3	SPIDAT
EF7h	0Eh	0Dh	0	0	0	0	0	E8h	00h	00h	F3h	00h	00h	EF7h
EF7h	0Eh	0	0	0	0	0	0	E0h	00h	00h	(reserved)	(reserved)	(reserved)	ADCC0N1
ADCI	DMA	CCONV	SCONV	CS3	CS2	CS1	CS0	ADCC0N2	ADCC0N1	ADCC0N0	(reserved)	(reserved)	(reserved)	(reserved)
DF7h	0Dh	0Dh	0	0	0	0	0	D8h	00h	00h	(reserved)	(reserved)	(reserved)	PSMCON
CY	AC	F0	RS1	RS0	OV	F1	P	PSW	(reserved)	DMAL	DMAP	(reserved)	(reserved)	PLLC0N
D7h	0Dh	0Dh	0	0	0	0	0	D0h	00h	00h	D4h	00h	(reserved)	D7h
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CNT2	CAP2	T2CON	(reserved)	RCAP2L	TL2	(reserved)	TH2	(reserved)
CF7h	0Ch	0Ch	0	0	0	0	0	C8h	00h	00h	CCh	00h	00h	(reserved)
PRE3	PRE2	PRE1	PRE0	WDIR	WDS	WDE	WDWR	WDCON	(reserved)	CHIPID	(reserved)	(reserved)	(reserved)	EADRH
C7h	0Ch	0Ch	0	0	0	0	0	C0h	10h	2Xh	(reserved)	(reserved)	(reserved)	C7h
PSI	PADC	PT2	PS	PT1	PX1	PT0	PX0	IP	ECON	(reserved)	EDAT1	EDAT2	EDAT3	EDAT4
BF7h	0Bh	0Bh	0	0	0	0	0	B8h	00h	00h	BC	00h	00h	BF7h
RD	WR	T1	T0	INT1	INT0	TXD	RXD	P3	PWMOL	PWM0H	PWM1H	(not used)	(not used)	SPH
B7h	1Bh	1Bh	1	1	1	1	1	B0h	00h	00h	B4h	00h	00h	B7h
EA	EADC	ET2	ES	ET1	EX1	ET0	EX0	IE	IEIP2	(reserved)	(reserved)	(reserved)	PWMCON	CFG832
AF7h	0Ah	0Ah	0	0	0	0	0	A8h	00h	00h	A4h	00h	00h	AF7h
A7h	1Ah	1Ah	1	1	1	1	1	A0h	FFh	00h	A4h	00h	00h	A7h
SM0	SM1	SM2	REN	TB8	RB8	T1	RI	SCON	SBUF	I2CDAT	I2CADD	(not used)	T3CON	(not used)
9F7h	09h	09h	0	0	0	0	0	98h	00h	00h	9Ch	55h	9Eh	9F7h
97h	19h	19h	1	1	1	1	1	90h	(not used)	(not used)	(not used)	(not used)	(not used)	97h
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	TCON	TMOD	TL0	TL1	TH0	TH1	(reserved)
8F7h	08h	08h	0	0	0	0	0	88h	00h	00h	8Ch	00h	00h	8F7h
87h	18h	18h	1	1	1	1	1	80h	FFh	07h	84h	00h	(reserved)	87h

* calibration coefficients are preconfigured at power-up to factory calibrated values

ADCCON1 ADC Control register #1		CFG832 ADC832 Configuration Register	
ADCCON1.7	ADC mode (0=off, 1=on)	CFG832.7	extended stack-pointer enable (0=disable)
ADCCON1.6	external Vref select bit (0=on-chip Vref)	CFG832.6	PWM pins output (0=Pin2, Pin1, 1=Pin3, APin3)
ADCCON1.5	ADC channel select bit (0=0, 1=1)	CFG832.5	DAC output buffer bypass (0=buffer enabled)
ADCCON1.4	ADCK = 16.777 216Hz / (8, 16, 32)	CFG832.4	external clock select (0=internal clock)
ADCCON1.3	acquisition time select bits	CFG832.3	(this bit must contain 0)
ADCCON1.2	acq time (2, 3, 4) ADCK	CFG832.2	(this bit must contain 0)
ADCCON1.1	Timer2 convert enable	CFG832.1	(this bit must contain 0)
ADCCON1.0	external ADCK1 8xVDD	CFG832.0	internal ADCK1 enable (0=external XCLK)
ADCCON2 ADC Control register #2		WDCON Watchdog Timer control register	
ADCCON2.7	ADC interrupt flag	WDCON.7	watchdog time-out selection bits
ADCCON2.6	DMA mode enable	WDCON.6	0-7=15.6, 31.2, 26.2, 125, 250, 500, 1000, 2000ms
ADCCON2.5	continuous conversion enable bit	WDCON.5	8=mode
ADCCON2.4	single conversion start bit	WDCON.4	8=reserved
ADCCON2.3	input channel select bits	WDCON.3	watchdog interrupt response bit
ADCCON2.2	ADCCON2.0-2 ADCCON2.7	WDCON.2	watchdog interrupt flag (1 indicates watchdog timeout)
ADCCON2.1	CS = temperature sensor	WDCON.1	watchdog interrupt control (0=disabled)
ADCCON2.0	CS0 = DAC1, CS1 = 8xVDD	WDCON.0	watchdog interrupt flag (set to enable write)
ADCCON3 ADC Control register #3		PSMCON Power Supply Monitor control register	
ADCCON3.7	busy indicator flag (0=ADC not active)	PSMCON.6	PSM status bit (1=normal, 0=fault)
ADCCON3.6	gain calibration coefficient (0=gain cal enabled)	PSMCON.5	PSM interrupt bit
ADCCON3.5	number of averages selection bits	PSMCON.4	priority of PSM (0=normal, 1=high)
ADCCON3.4	[1, 5, 13, 63]	PSMCON.3	4.37V, 3.08V, 2.93V, 2.63V
ADCCON3.3	clear data on select (0=ADCCON1, 1=ADCCON2)	PSMCON.2	(this bit must contain zero)
ADCCON3.2	call mode select (0=device, 1=system)	PSMCON.1	(reserved)
ADCCON3.1	cal type select (0=offset, 1=gain)	PSMCON.0	PSM powerdown control (1=on / 0=off)
ADCCON3.0	start on power-up initiated by hardware	SP Stack Pointer	
ADCDATAH ADC Data registers		SPH Stack Pointer High byte	
ADMAH,ADMAH,DMAH DMA address pointer		IE Interrupt Enable register #1	
ADCGAINH ADC Gain calibration coefficients		IEA	enable interrupts (0=all interrupts disabled)
ADCOFSH ADC Offset calibration coefficients		EAD	enable AD0 (ADC interrupt)
ADCOFSH ADC Offset calibration coefficients		EAS	enable T2/TX2/T2/TX2 overflow interrupt
ADCCON DAC Control register		EOI	enable T1/T2/TX2/TX2 overflow interrupt
DACCON.7	ModeSelect (0=12bit, 1=8bit)	EX1	enable IE1 (external interrupt 1)
DACCON.6	DAC1 0=disabled, 1=enabled	EX0	enable T1/T2/TX2/TX2 overflow interrupt
DACCON.5	DAC RangeSelect (0=Vref, 1=VDD)	EOI	enable T1/T2/TX2/TX2 overflow interrupt
DACCON.4	Clear DAC1 (0=normal operation)	IEIP2	Interrupt Enable/Priority register #2
DACCON.3	Clear DAC2 (0=normal, 1=system operation)	IEIP2.0	priority of TI1 interrupt (time interval)
DACCON.2	SynchronousUpdate (1=synchronous)	IEIP2.1	priority of PSM1 interrupt (power supply monitor)
DACCON.1	PowerDown DAC1 (0=normal)	IEIP2.2	priority of TI2 interrupt (time interval)
DACCON.0	PowerDown DAC2 (0=normal, 1=on)	IEIP2.3	priority of PSM2 interrupt (power supply monitor)
DAC1H,DAC1L DAC1 data registers		IEIP2.4	priority of TI3 interrupt (time interval)
DAC0H,DAC0L DAC0 data registers		IEIP2.5	priority of PSM3 interrupt (power supply monitor)
PLLCON PLL Control register		IEIP2.6	priority of TI4 interrupt (time interval)
PLLCON.7	oscillator powerdown control bit (0=XTAL on)	IEIP2.7	(this bit must contain zero)
PLLCON.6	PLL lock indicator flag (0=not of lock)	IEIP2.8	enable TI5 interrupt (time interval)
PLLCON.5	(this bit must contain zero)	IEIP2.9	enable PSM4 (power supply monitor) interrupt
PLLCON.4	(this bit must contain zero)	IEIP2.10	enable ISPI interrupt (serial interface)
PLLCON.3	fast interrupt control bit (0=normal)	IP Interrupt priority register	
PLLCON.2	3-bit clock divider value, 'C0' (default=3)	IP.0	priority of ISPI2 (serial interface) interrupt
PLLCON.1	ICORE = 16.777 216Hz / 2 ^{C0}	PAC0	priority of AD0 (ADC interrupt)
PLLCON.0	TIMECON.1 time interval enable bit (0=disable&clear)	PT1	priority of T2/TX2/T2/TX2 overflow interrupt
TIMECON Time Interval Counter Control Register		PT2	priority of T3 (serial port) interrupt
TIMECON.7	(this bit must contain 1)	PT3	priority of T4 (serial port) interrupt
TIMECON.6	INTVAL timebase select bits	PT4	priority of T5 (Timer0 overflow interrupt)
TIMECON.5	0=128ns, 1=128ns, 2=128ns, 3=128ns	PT5	priority of T6 (Timer0 overflow interrupt)
TIMECON.4	single time interval control bit (0=reload&clear)	PT6	priority of T7 (Timer0 overflow interrupt)
TIMECON.3	time interval interrupt control bit, 'TI'	PT7	priority of T8 (Timer0 overflow interrupt)
TIMECON.2	1 time interval enable bit (0=disable&clear)	PT8	priority of T9 (Timer0 overflow interrupt)
TIMECON.1	time interval enable bit (0=disable&clear)	PT9	priority of T10 (Timer0 overflow interrupt)
TIMECON.0	time interval enable bit (0=disable)	PT10	priority of T11 (Timer0 overflow interrupt)
INTVAL TIC Interval Register		MOD Timer mode register	
INTVAL.7	TIC Elapsed 128th Seconds Register	MOD.7/6	gate control bit (0=ignore NTX)
INTVAL.6	TIC Elapsed Seconds Register	MOD.5/6	counter/terminal select bit (0=timer)
INTVAL.5	TIC Elapsed Minutes Register	MOD.1/5	timer mode selection bit
INTVAL.4	TIC Elapsed Hours Register	MOD.0/4	0=timer, 1=timer, 2=timer, 3=timer, 4=timer, 5=timer, 6=timer, 7=timer, 8=timer, 9=timer, 10=timer, 11=timer, 12=timer, 13=timer, 14=timer, 15=timer, 16=timer, 17=timer, 18=timer, 19=timer, 20=timer, 21=timer, 22=timer, 23=timer, 24=timer, 25=timer, 26=timer, 27=timer, 28=timer, 29=timer, 30=timer, 31=timer, 32=timer, 33=timer, 34=timer, 35=timer, 36=timer, 37=timer, 38=timer, 39=timer, 40

* calibration coefficients are preconfigured at power-up to factory calibrated values