BIG MEMORY BIG MEMORY

### **INSTRUCTION SET**

Arithr	netic Opera	tions	byles	OSperior
ADD	A,source	add source to A	1,2	12
ADD	A,#data	add source to A	2	12
ADDC	A,source	add with carry	1,2	12
ADDC	A,#data	add with carry	2	12
SUBB	A,source	subtract from A with borrow	1,2	12
SUBB	A,#data	with borrow	2	12
INC	Α		1	12
INC	source	increment	1,2	12
INC	DPTR *		1	24
DEC	Α	4	1	12
DEC	source	decrement	1,2	12
MUL	AB	multiply A by B	1	48
DIV	AB	divide A by B	1	48
- A		to decide the first		40

DA	Α	decimal adjust	1	12
Data '	Transfer Op	erations	byles	os perio
MOV	A,source		1,2	12
MOV	A,#data		2	12
MOV	dest,A	move source to destination	1,2	12
MOV	dest,source	to destination	1,2,3	24
MOV	dest,#data		2,3	12,24
MOV	DPTR,#data16		3	24
MOVO	A,@A+DPTR	move from	1	24
MOVO	A,@A+PC	code memory	1	24
MOVX	A,@Ri		1	24
MOVX	A,@DPTR	move to/from	1	24
MOVX @Ri,A		data memory	1	24
MOVX	@DPTR,A		1	24
PUSH	direct	push onto stack	2	24
POP	direct	pop from stack	2	24
XCH	A,source	exchange bytes	1,2	12
XCHD	A,@Ri	exchg low digits	1	12

XCHD A,@Ri		exchg low digits	1	12
Program Bra	nchi	ng	byles	OS OS OS
ACALL addr11		call subroutine	2	24
LCALL addr16		call subroutine	3	24
RET		return from sub.	1	24
RETI		return from int.	1	24
AJMP addr11			2	24
LJMP addr16		jump	3	24
SJMP rel		Jump	2	24
JMP @A+DP	TR		1	24
JZ rel		jump if A = 0	2	24
JNZ rel		jump if A not 0	2	24
CJNE A,direct,	rel,		3	24
CJNE A,#data,	rel,	compare and	3	24
CJNE Rn,#dat	a,rel	equal	3	24
CJNE @Ri,#da	ata,rel		3	24
DJNZ Rn,rel		decrement and	2	24
DJNZ direct, re	el	jump ii not zero	3	24
NOP		no operation	1	12

	Legend
Rn	register addressing using R0-R7
direct	8bit internal address (00h-FFh)
@Ri	indirect addressing using R0 or R1
source	any of [Rn, direct, @Ri]
dest	any of [Rn, direct, @Ri]
#data	8bit constant included in instruction
#data16	16bit constant included in instruction
bit	8bit direct address of bit
rel	signed 8bit offset
addr11	11bit address in current 2K page
addr16	16bit address

1140 DI	Transcincing	aic 24bit value Di	1 /01	1 1/D1 L	
Logic	cal Operation	าร	byles	OS Period	85
ANL	A,source		1,2	12	
		1	-		

INC DPTR increments the 24bit value DPP/DPH/DPI

Logic	al Operation	18	10/1	0,00	
ANL	A,source		1,2	12	
ANL	A,#data	In aired ANID	2	12	
ANL	direct,A	logical AND	2	12	
ANL	direct,#data		3	24	
ORL	A,source		1,2	12	
ORL	A,#data	In all on	2	12	
ORL	direct,A	logical OR	2	12	
ORL	direct,#data		3	24	
XRL	A,source		1,2	12	
XRL	A,#data	IiI VOD	2	12	
XRL	direct,A	logical XOR	2	12	
XRL	direct,#data		3	24	
CLR	Α	clear A to zero	1	12	
CPL	Α	complement A	1	12	
RL	Α	rotate A left	1	12	
RLC	Α	through C	1	12	
RR	Α	rotate A right	1	12	
RRC	Α	through C	1	12	
SWAP	Α	swap nibbles	1	12	
					6

Boole	an Variable	Manipulation	byles	OS PRIN
CLR	С		1	12
CLR	bit	clear bit to zero	2	12
SETB	С	set bit to one	1	12
SETB	bit	set bit to one	2	12
CPL	С		1	12
CPL	bit	complement bit	2	12
ANL	C,bit	AND bit with C	2	24
ANL	C,/bit	NOTbit with C	2	24
ORL	C,bit	OR bit with C	2	24
ORL	C,/bit	NOTbit with C	2	24
MOV	C,bit		2	12
MOV	bit,C	move bit to bit	2	24
JC	rel	jump if C set	2	24
JNC	rel	jmp if C not set	2	24
JB	bit,rel	jump if bit set	3	24
JNB	bit,rel	jmp if bit not set	3	24
JBC	bit, rel	jmp&clear if set	3	24


#### **ASSEMBLER DIRECTIVES**

EQU	define symbol	DW
DATA	define internal memory symbol	ORG
IDATA	define indirect addressing symbol	END
XDATA	define external memory symbol	CSEG
BIT	define internal bit memory symbol	XSEG
CODE	define program memory symbol	DSEG
DS	reserve bytes of data memory	ISEG
DBIT	reserve bits of bit memory	
DB	store byte values in program memory	BSEG

store word values in program memory set segment location counter end of assembly source file select program memory space select external data memory space select internal data memory space select indirectly addressed internal data memory space select bit addressable memory space

#### **PIN FUNCTIONS** 1 56 P1.0 / T2 / PWM0 P1.1 / T2EX / PWM 3 2 P1.2 / IEXC1 / DAC 303106-2.5-0802 (0) 4 3 P1.3 / lexc2 / AIN5 5 4,5 AVDD 56pin CSP TOP VIEW ADuC836 6 6,7,8 AGND 52pin MQFP (not to scale) 7 9 REFIN-**TOP VIEW** 8 10 REFIN+ (not to scale) 84888888888 9 11 P1.4 / AIN1 10 12 P1.5 / AIN2 11 13 P1.6 / AIN3 12 14 P1.7 / AIN4 / DAC 13 15 SS 40 43 EA 14 16 MISO 27 29 SDATA / MOSI 41 44 PSEN 30 P2.0 / A8 / A16 15 17 RESET 16 18 P3.0 / RxD 29 31 P2.1 / A9 / A17 42 45 ALE 17 19 P3.1 / TxD 30 32 P2.2 / A10 / A18 43 46 P0.0 / AD0 18 20 P3.2 / INTO 31 33 P2.3 / A11 / A19 44 47 P0.1 / AD1 19 21 P3.3 / INT1 32 34 XTAL1 (in) 45 48 P0.2 / AD2 20 22 DVDD 33 35 XTAL2 (out) 46 49 P0.3 / AD3 21 23 DGND 34 36 DVDD 47 50 DGND 22 24 P3.4 / T0 / PWMclk 35 37,38 DGND 48 51 DVDD 23 25 P3.5/T1 36 39 P2.4 / A12 / A20 49 52 P0.4 / AD4 24 26 P3.6 / WR 37 40 P2.5 / A13 / A21 50 53 P0.5 / AD5 25 27 P3.7 / RD 38 41 P2.6 / A14 / A22 51 54 P0.6 / AD6 26 28 SCLOCK 39 42 P2.7 / A15 / A23 52 55 P0.7 / AD7

### **CODE MEMORY SPACE**



#### INTERRUPT VECTOR ADDRESSES

Interrupt Bit	Interrupt Name	Vector Address	Priority within Level
PSMCON.5	Power Supply Monitor Interrupt	43h	1
WDS	WatchDog Timer Interrupt	5Bh	2
IE0	External Interrupt 0	03h	3
RDY0/RDY1	End of ADC Conversion Interrupt	33h	4
TF0	Timer0 Overflow Interrupt	0Bh	5
IE1	External Interrupt 1	13h	6
TF1	Timer1 Overflow Interrupt	1Bh	7
ISPI/I2CI	SPI/I2C Interrupt	3Bh	8
RI/TI	UART Interrupt	23h	9
TF2/EXF2	Timer2 Interrupt	2Bh	10
TIMECON.2	Time Interval Counter Interrupt	53h	11

PRINTED IN U.S.A



ADuC836

# MicroConverter® **Quick Reference Guide**

### a "Data Acquisition System on a Chip"

the ADuC836 is: **ADC:** 16bit  $\Sigma\Delta$  with programmable gain, plus 16bit ΣΔ auxiliary ADC

DAC: 12bit, 15µs, voltage output, rail-to-rail <1LSB DNL

**EEPROM:** 62K bytes Flash/EE code memory 4K bytes Flash/EE data memory


microcontroller: industry standard 8052
32 I/O lines, programmable PLL clock (98KHz to 12.58MHz from 32KHz crystal)

other on-chip features: calibrated temperature sensor, power supply

monitor, watchdog timer, flexible serial interface ports, voltage reference, time interval counter, dual 8/16bit PWM, power-on-reset

REV. 0

## **FUNCTIONAL BLOCK DIAGRAM**



www.analog.com/microconverter

BIG MEMORY **BIG MEMORY** 

#### DATA MEMORY: RAM, SFRs, user Flash/EE (all read/write) **LOWER RAM** 127 7Fh General Purpose 48 30h (hit addresses) 47 2Fh 7Dh 78h 7Fh 7Eh 7Ch 7Bh 7Ah 79h 46 2Eh 77h 76h 75h 74h 73h 72h 71h 70h 45 2Dh 6Fh 6Dh 6Ch 6Ah 68h 6Eh 6Bh 69h 44 2Ch 65h 64h 61h 60h 43 2Bh 5Fh 5Eh 5Dh 5Ch 5Bh 5Ah 59h 58h 42 2Ah 57h 56h 55h 54h 53h 52h 51h 50h 41 29h Bit Addressable 4Fh 4Eh 4Dh 4Ch 4Bh 4Ah 49h 48h 40 28h 44h 41h 47h 46h 45h 43h 42h 40h 39 27h 3Ah 38h

#### 38 26h 37h 35h 34h 31h 30h 36h 33h 32h 37 25h 2Fh 2Eh 2Dh 2Ch 2Bh 2Ah 29h 28h 36 24h 25h 24h 22g 20h 27h 26h 23h 21h 35 23h 1Fh 1Eh 1Dh 1Ch 1Ah 19h 18h 1Bh 34 22h 17h 16h 15h 14h 13h 12h 11g 10h 33 21h 0Fh 0Eh 0Ah 08h 0Dh 0Ch 0Bh 09h 32 20h 07h 06h 05h 04h 01h 00h 03h 02h 31 1Fh 30 1Eh R6 1Dh R5 **DATA MEMORY SPACE** 28 1Ch R4 (read/write area) 1Bh R3 Bank 3 26 1Ah R2 25 19h R1 **FFFFFFh** 18h R0 3FFh = (page 1023) 23 17h R7 16h R6 21 15h R5 4K bytes 20

19

18

17

16

15

14

12

11

10

#### (1K pages) data 14h R4 Flash/EE 13h R3 (accessible 12h R2 through SFRs) 11h R1 10h R0 7FFh 0Fh R7 000h E ( page 0 ) 0Eh R6 0Dh R5 0Ch R4 CFG836.0= CFG836.0=0 128 bytes upper RAM 0Bh R3 Bank **SFRs** interna (direct 0Ah R2 (indirect addressing addressing 09h R1 only) 2K bytes (16M bytes only) 08h R0 128 bytes 07h R7 lower RAM R6 06h (direct or indirect 05h R5 addressing) 000h 04h R4 03h R3 Bank 0 02h R2 01h R1 R0 00h

SFR details

lower RAM

### **SFR MAP & RESET VALUES**

(reserved)	SPIDAT F7h 00h	(reserved)	(reserved)	PSMCON DFh DEh	PLLCON D7h 03h	(reserved)	EADRH C6h 00h	EDATA4 BFh 00h	SPH B7h 00h	ON CFG836 00h AFh 00h	DPCON A7h 00h	(reserved)	(reserved)	(reserved)	PCON 87h 00h
(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	EADRL C6h 00h	EDATA3 BEh 00h	(reserved)	PWMCON AEh 00h	R INTVAL 00h A6h 00h	T3CON 9Eh 00h	(reserved)	(reserved)	(reserved)
DACCON FDh 00h	(reserved)	GN1H* EDh ~59h	<b>OF1H</b> E5h 80h	ADC1H DDh 00h	ICON D5h 00h	TH2 CDh 00h	(reserved)	EDATA2 BDh 00h	(reserved)	(reserved)	HOU A5h	<b>T3FD</b> 9Dh 00h	(reserved)	<b>TH1</b> 8Dh 00h	(reserved)
DACH FCh 00h	(reserved)	GN1L* ECh ~9Ah	<b>OF1L</b> E4h 00h	ADC1L DCh 00h	<b>SF</b> D4h 45h	<b>TL2</b> CCh 00h	(reserved)	EDATA1 BCh 00h	PWM1H B4h 00h	(reserved)	MIN A4h 00h	(pesn tou)	(reserved)	<b>TH0</b> 8Ch 00h	<b>DPP</b> 84h 00h
DACL FBh 00h	(pesn tou)	GN0H* EBh ~53h	<b>OF0H</b> E3h 80h	ADC0H DBh 00h	ON ADC1CON 07h D3h 00h	RCAP2H CBh 00h	(reserved)	(reserved)	PWM1L B3h 00h	(reserved)	SEC A3h 00h	I2CADD 9Bh 55h	(reserved)	<b>TL1</b> 8Bh 00h	<b>DPH</b> 83h 00h
(reserved)	(reserved)	GNOM* EAh ~55h	OFOM E2h 00h	ADCOM DAh 00h	ADCMODE ADCOCON ADC1CON D1h 00h D2h 07h D3h 00h	RCAP2L CAh 00h	CHIPID C2h 2Xh	(reserved)	PWM0H B2h 00h	(reserved)	HTHSEC A2h 00h	I2CDAT 9Ah 00h	(reserved)	<b>TL0</b> 8Ah 00h	<b>DPL</b> 07h 82h 00h
(reserved)	(reserved)	(bevieser)	(pevieser)	(reserved)	/ ADCMODE 00h D1h 00h	(bevieser)	(reserved)	ECON B9h 00h	PWM0L B1h 00h	IEIP2 A9h A0h	TIMECON A1h 00h	SBUF 99h 00h	(reserved)	<b>TMOD</b> 89h 00h	<b>SP</b> 81h
SPICON F8h 04h	<b>. B</b> F0h 00h	I2CCON E8h 00h	ACC E0h 00h	ADCSTAT D8h 00h	<b>PSW</b> D0h 00h		WDCON COh 10h	- <b>IP</b> - B8h 00h	<b>P3</b> B0h FFh	- <b>IE</b> A8h 00h	- <b>P2</b> A0h FFh	SCON 98h 00h	- <b>P1</b> 90h FFh		- <b>P0</b> 80h FFh
X	$\overline{\lambda}$	ot	$\sqrt{}$	ot	ot	ot	ot	ot	$\overline{\lambda}$	$\overline{\lambda}$	ot	$\overline{\lambda}$	$\overline{A}$	$\overline{\lambda}$	ot
SPR0 F8h 0	FOh 0	12CI E8h 0	E0h 0	D8h 0	<b>D</b> 0	CAP2	WDWR coh o	<b>PX0</b> B8h 0	RXD T	<b>EX0</b> A8h 0	A0h 1	<b>≅</b> 98h	72 90h	1 <b>T0</b>	- -
-	0	I2CTX E9h 0 F	E1h 0 E	D9h 0 [	D1h 0 [	CNT2	WDE Cth 0	PT0 B9h 0 f	TXD RX	ET0 A9h 0	Ath 1	°	<b>T2EX</b>	<b>IE0</b> 89h 0 8	h 1 80h
CPHA SPR1 FAh 1 F9h 0	0 F1h	SS °	0	_ 0	>	0	ွ လ	ے 0 8		0 AS	-	<b>RB8</b> 7	1 91	٠	1 81h
_ °	0 F2h		0 E2h	-	0	٥	Ť	0	-	0	1 A2h	0	1 92h	0 8Ah	1 82h
O FBh 0	0 F3h	I2CM EBh (	E3h	B B	0 D3h	EXEN2 CBh 0	WDIR C3h 0	PT1	B3h T1	ET1	A3h	<b>TB8</b>	93h	<b>E</b> 88 P	83h
SPIM PGh 0	F4h 0	MDI ECh 0	E4h 0	NOXREF DCh 0	<b>RS1</b>	TCLK	PRE0 C4h 1	PS BCh 0	P4h 10	ES OACh 0	A4h 1	REN 9Ch 0	94h 1	<b>TR0</b> 8Ch 0	84h 1
SPE o HDH	F5h 0	MCO EDh 0	E5h 0	CAL DDP 0	<b>F0</b>	RCLK CDh CDh	PRE1 CSh 0	PT2 BDh 0	<b>11</b> B5h 1	<b>ET2</b> ADh 0	1 A5h 1	SM2 9Dh 0	95h 1	<b>TF0</b> 8Dh 0	85h 1
WCOL FEh 0	0	MDE EEh 0 F	E6h 0 E	RDY1	AC Deh 0 [	EXF2 CEh 0	PRE2	PADC BEh 0 F	WR 1 E	EADC AEh 0	A6h 1	SM1	96h 1	TR1	86h 1
	0 FGh	-	0		0	0	-	0	-	0	-	6	- 8	0	- 8
ISPI V	F7h 0	MDO	E7h	RDY0	ე <sup>ი</sup> ი	TF2	PRE3	뜌	87 H	F <sub>F</sub>	A7h	SM0	97h	F	87h

SPR1 SPR0

\* calibration coefficients are preconfigured at power-up to factory calibrated values

mnemonic

F8h 00h reset value

SPICON

BIG MEMORY BIG MEMORY	BIG MEMORY BIG MEMOR
	CRIPTIONS
ADCSTAT ADC Status Register RDY0 primary ADC ready flag RDY1 auxiliary ADC ready flag	CHIPID Chip ID Register (3X hex = ADuC836)  DPCON Data Pointer Control register
	DDCON 6 data pointer outs toggle anable (Oudisable)
NOXREF no external reference flag ERR0 primary ADC error flag ERR1 auxillary ADC error flag	DPCON.5 shadow data pointer mode control bits DPCON.4 [1=8052, 2=post-inc, 3=post-dec, 4=LSBtgt] DPCON.3 main data pointer mode control bits
ADCMODE ADC Mode Register	DPCON.2 [1=8052, 2=post-inc, 3=post-dec, 4=LSBtgl] DPCON.1 (not implemented to allow INC DPCON toggling) DPCON.0 data pointer select [0=main, 1=shadow]
ADMODE.5 primary ADC enable bit ADMODE.4 auxiliary ADC enable bit ADMODE.2 mode bits	WDCON Watchdog Timer control register
ADMODE.1 [powerdown, idle, sngl-conv, cont-conv, ADMODE.0 zero-selfcal, fs-selfcal, zero-syscal, fs-syscal]	PRE3 watchdog timeout selection bits
ADC0CON Primary ADC Control Register	PRE2 0000-01111 = timeout=[15.6, 31.2, 62.5, 125, 500 PRE1 1000 = immediate reset 1000, 2000] ms PRE0 all others codes = reserved
AD0CON.7 (this bit must contain zero) AD0CON.6 external reference select bit (0=internal ref) AD0CON.5 channel selection bits:	WDIR watchdog interrupt response enable WDS watchdog status flag
	WDE watchdog enable WDWR watchdog write enable
AD0CON.2 range select bits: AD0CON.1 [±20mV, ±40mV, ±80mV, ±160mV, ±320mV,	PSMCON Power Supply Monitor control register  PSMCON.7 DVDD compare bit (0=fault)
ADCON.0 ±640mV, ±1.28V, ±2.56V]  ADC1CON Auxiliary ADC Control Register	PSMCON.6 AV <sub>DD</sub> compare bit (0=fault)
AD1CON.6 external reference select bit (0=internal ref) AD1CON.5 channel selection bits:	PSMCON.5 PSM interrupt bit PSMCON.4 DVpp trip point select bits PSMCON.3 [4.63V, 3.08V, 2.93V, 2.63V] PSMCON.2 AVpp trip point select bits
AD1CON.4 [AIN3, AIN4, TEMP, AIN5] AD1CON.3 unipolar select bit (0 = bipolar)	PSMCON.1 [4.63V, 3.08V, 2.93V, 2.63V]
SF Sync Filter Register: f <sub>ADC</sub> = 4,096Hz / (3·SF)	PSMCON.0 PSM powerdown control (1=on / 0=off)  SP Stack Pointer
OF0H,OF0M ADC0 offset coefficient	SPH Stack Pointer High byte
OF1H,OF1L ADC1 offset coefficient	IE Interrupt Enable register #1
GN0H,GN0M ADC0 gain coefficient	EA enable inturrupts (0=all inturrupts disabled) EADC E12 ES enable RDV0/RDV1 (ADC interrupt) enable REZEXF2 (Timer2 overflow interrupt) enable RUT (serial port interrupt) enable TET (Timer1 overflow interrupt)
GN1H,GN1L ADC1 gain coefficient	ET2 enable TF2/EXF2 (Timer2 overflow interrupt) ES enable RI/TI (serial port interrupt) ET1 enable TF1 (Timer1 overflow interrupt)
ADC0H,ADC0M ADC0 data	EX1 enable IE1 (timer1 overflow interrupt) EX1 enable IE1 (external interrupt 1) ET0 enable TF0 (Timer0 overflow interrupt)
ADC1H,ADC1L ADC1 data	EX0 enable IE0 (external interrupt 0)  IEIP2 Interrupt Enable/Priority register #2
ICON Current Source Control Register	IEIP2.6 pirority of TII interrupt (timer interval)
ICON.5 burnout current enable bit ICON.5 ADC1 current correction bit (0=correction off) ICON.4 ADC3 current correction bit (0=correction off)	EIP2.6   pirority of Til interrupt (timer interval)   EIP2.6   EIP2.6   pirority of PSMI interrupt (serial interface)   EIP2.4   pirority of ISP/IIZCI interrupt (serial interface)   EIP2.4   pirority of ISP/IIZCI interrupt (serial interface)   EIP2.5   EIP2.1   enable FII interrupt (timer interval)   pirority   EIP2.0   enable FSMI interrupt (power supply monitor)   EIP2.0   enable ISP/IIZCI interrupt (serial interface)
ICON.3 I2 pin select bit [0=pin4 / 1=pin3] ICON.2 I1 pin select bit [0=pin3 / 1=pin4]	IEIP2.2 enable TII interrupt (timer interval) IEIP2.1 enable PSMI interrupt (power supply monitor)
ICON.5	IEIP2.0 enable ISPI/I2Cl interrupt (serial interface)  IP Interrupt Priority register
DACCON DAC Control register	BADC priority of BDV0/BDV1 (ADC interrupt)
DACCON 3 ModeSelect (0=12bit, 1=8bit) DACCON 2 Pages Select (0=2.51/, 1=84/co)	PS priority of RI/TI (serial port interrupt) PT1 priority of TF1 (Timer1 overflow interrupt)
DACCON.1 Clear DAC (0=0V, 1=normal operation) DACCON.0 PowerDown DAC (0=off, 1=on)	PX1 priority of IE1 (external interrupt 1) PT0 priority of TF0 (Timer0 overflow interrupt)
DACH,DACL DAC data registers	PX0 priority of IE0 (external interrupt 0)  TMOD Timer Mode register
PLLCON PLL Control Register PLLCON.7 oscillator powerdown control bit (0=XTAL on)	THOSE OF THE PROPERTY OF THE P
PLLCON.6 PLL lock indicator flag (0=out of lock) PLLCON.5 (this bit must contain zero)	TMOD.3.7. gate control of (U=ignore INTx) TMOD.2.6. counter/limer select bit (0=timer) TMOD.11.5 timer mode selecton bits TMOD.0.4. [13bit1,16bit1/C,8bit1/Creload, 2x8bitT] (upper nibble = Timer1, lower nibble = Timer0)
PLLCON.4 EA detect status bit (reflects state of EA pin) PLLCON.3 "fast interrupt" control bit (0=normal)	(upper nibble = Timer1, lower nibble = Timer0)  TCON Timer Control register
PLLCON.2 3-bit clock divider value, "CD" (default=3): PLLCON.1 PLLCON.0 f <sub>CORE</sub> = 12,582,912Hz / 2 <sup>CD</sup>	TF1 Timer1 overflow flag TR1 Timer1 run control (0=off, 1=run)
TIMECON Time Interval Counter Control Register	
TIMECON 6. (this hit must contain 1)	IE1 external INT1 flag IT1 IE1 type (0=level trig, 1=edge trig)
TIMECON.4 [128th sec, seconds, minutes, hours]	E1
TIMECON.2 time interval interrupt bit, "TII" TIMECON.1 time interval enable bit (0=disable&clear)	TH0,TL0 Timer0 registers
INTVAL TIC Interval Register	TH1,TL1 Timer1 registers
HTHSEC TIC Elapsed 128th Second Register	T2CON Timer2 Control register TF2 overflow flag
SEC TIC Elapsed Seconds Register	EXF2 external flag  RCLK receive clock enable (0=Timer1 used for RxD clk)
MIN TIC Elapsed Minutes Register HOUR TIC Elapsed Hours Register	TCLK transmit clock enable (0=Timer1 used for TxD clk) EXEN2 external enable (0=ignore T2EX, 1=cap/rld on T2EX)
ECON Data Flash/EE comand register	TR2 run control (0=stop, 1=run) CNT2 timer/counter select (0=timer, 1=counter) CAP2 capture/reload select (0=reload, 1=capture)
01h READ page 82h PROGRAM byte	TH2,TL2 Timer2 register
04h VERIFY page FUN ENTER ULOAD mode 05h ERASE page (all others reserved)	RCAP2H,RCAP2L Timer2 Reload/Capture
EADRH EADRL Data Flash/EE address registers	P0 Port0 register (also A0-A7 & D0-D7)
EDATA1,EDATA2,EDATA3,EDATA4	P1 Port1 register
Data Flash/EE data registers	P1.2-1.7 analog/digital pins (1=analog function, 0=digital input) T2EX timer/counter 2 capture/reload trigger (or digital I/O) T2 timer/counter 2 external input (or digital I/O)
SPICON SPI Control register   SPI	P2 Port2 register (also A8-A15 & A16-A23)
WCOL write collision error flag	P3 Port3 register
	RD external data memory read strobe WR external data memory write strobe
	T1 timer/counter 1 external input T0 timer/counter 0 external input INT1 external interrupt 1
SPR0 bitrate = FCORE / [2, 4, 8, 16]  SPIDAT SPI Data register	INTO external interrupt 0 TxD serial port transmit data line
I2CCON I2C Control register	RXD serial port receive data line  SCON Serial communications Control register
MDO master mode SDATA output bit MDE master mode SDATA output enable (0=disable)	SMO. IIA PT mode control bits, bould rate:
MDE master mode SDATA output enable (0=disable) MCO master mode SCLK output bit MDI master mode SDATA input bit I2CM master mode select bit (0=slave mode)	SMI 00 - 8bit shift register - FCORE/12 01 - 8bit UART - variable 10 - 9bit UART - FCORE/64(x2) 11 - 9bit UART - variable
I2CM master mode select bit (0=slave mode) I2CRS serial port reset I2CTX transmission direction status (0=RX,1=TX)	11 - 9bit UART - variable SM2 in modes 2&3, enables multiprocessor communication
I2CI serial interface interrupt	SM2 In modes 283, enables multiprocessor communication REN receive enables control bit TB8 in modes 283, 9th bit transmitted RB8 in modes 283, 9th bit transmitted transmit interrupt Big
I2CADD I2C Address register I2CDAT I2C Data register	TI transmit interrupt flag  RI receive interrupt flag
PWMCON PWM Control register	SBUF Serial port Buffer register
PWMCON.6 PWM mode bits 10=disabled, 1=single/var.res	PCON Power Control register
PWMCON.4 5=dual/8bit, 6=dual/16bitRZ, 7=(reserved)]	PCON.7 double baud rate control PCON.6 enable serial interrupt (ISI) from power-down mode PCON.5 enable interrupt 0 (INT0) from power-down mode PCON.4 ALE disable (0=normal, 1=forces ALE high)
PWMCON.2 PWM counter = clock / [1,4,16,64] PWMCON.1 PWM clock source bits [1=Fxxa/15, 2=Fxxa/.	
PWMCON.0 3=external input, 4=F <sub>VCO</sub> (12.58MHz)]  PWM0H,PWM0L PWM0 data registers	PCON.2 general purpose flag PCON.1 power-down control bit (0=normal)
PWM1H,PWM1L PWM1 data registers	PSW Program Status Word
T3CON Timer 3 Control register	CY carry flag
T3CON 7 Timer 3 baud rate enable (0=disable)	F0 general purpose flag 0 RS1 register bank select control bits
T3CON.1 DÍV = log[F <sub>CORE</sub> /(32·baudrate)] / log2 T3CON.0 (rounded down)	RS0 active register bank = [0,1,2,3]
T3FD Timer 3 Fractional Divider register	F1 general purpose flag 1 P parity of ACC
T3FD = (2·F <sub>CORE</sub> ) / (baudrate·2 <sup>DIV</sup> ) - 64  CFG836 ADuC836 Configuration register	DPP Data Pointer Page
CFG836.7 extended stack pointer enable (0=disable) internal XRAM enable (0=external XRAM only)	DPH,DPL (DPTR) Data Pointer  ACC Accumulator
all others (reserved)	ACC Accumulator  B auxiliary math register
BIG MEMORY BIG MEMORY	D auxiliary main register