BIG MEMORY BIG MEMORY

### **INSTRUCTION SET**

Arithr	netic Opera	tions	byles	OS Perio	50
ADD	A,source	add source to A	1,2	12	
ADD	A,#data	add source to A	2	12	
ADDC	A,source		1,2	12	
ADDC	A,#data	add with carry	2	12	
SUBB	A,source	subtract from A with borrow	1,2	12	
SUBB	A,#data	with borrow	2	12	
INC	Α		1	12	
INC	source	increment	1,2	12	
INC	DPTR *		1	24	
DEC	Α	4	1	12	
DEC	source	decrement	1,2	12	
MUL	AB	multiply A by B	1	48	
DIV	AB	divide A by B	1	48	
D.4		And the Real	-	40	

DA	Α	decimal adjust	1	12
Data '	Transfer Op	erations	byles	os perio
MOV	A,source		1,2	12
MOV	A,#data		2	12
MOV	dest,A	move source to destination	1,2	12
MOV	dest,source	to destination	1,2,3	24
MOV	dest,#data		2,3	12,24
MOV	DPTR,#data16		3	24
MOVO	A,@A+DPTR	move from	1	24
MOVO	A,@A+PC	code memory	1	24
MOVX	A,@Ri		1	24
MOVX	A,@DPTR	move to/from	1	24
MOVX	@Ri,A	data memory	1	24
MOVX	@DPTR,A		1	24
PUSH	direct	push onto stack	2	24
POP	direct	pop from stack	2	24
XCH	A,source	exchange bytes	1,2	12
XCHD	A,@Ri	exchg low digits	1	12

CID	A,@Ri	exchg low digits	1	12					
Program Branching									
ACALL	addr11	call subroutine	2	24					
LCALL	addr16	cali subroutine	3	24					
RET		return from sub.	1	24					
RETI		return from int.	1	24					
AJMP	addr11		2	24					
LJMP	addr16	jump	3	24					
SJMP	rel	Jump	2	24					
JMP	@A+DPTR		1	24					
JZ	rel	jump if A = 0	2	24					
JNZ	rel	jump if A not 0	2	24					
CJNE	A,direct,rel		3	24					
CJNE	A,#data,rel	compare and jump if not	3	24					
CJNE	Rn,#data,rel	equal	3	24					
CJNE	@Ri,#data,rel		2	24					
DJNZ	Rn,rel	decrement and jump if not zero	2	24					
DJNZ	direct, rel	jump ii not zero	3	24					
NOP		no operation	1	12					

Legend						
Rn	register addressing using R0-R7					
direct	8bit internal address (00h-FFh)					
@Ri	indirect addressing using R0 or R1					
source	any of [Rn, direct, @Ri]					
dest	any of [Rn, direct, @Ri]					
#data	8bit constant included in instruction					
#data16	16bit constant included in instruction					
bit	8bit direct address of bit					
rel	signed 8bit offset					
addr11	11bit address in current 2K page					
addr16	16bit address					

* INC DPTR increments the 24bit value DPP/DPH/DPL										
Logical Operations										
ANL	A,source		1,2	12						
ANL	A,#data	logical AND	2	12						
ANL	direct,A	logical AND	2	12						
ANL	direct,#data		3	24						
ORL	A,source		1,2	12						
ORL	A,#data	la sia al OD	2	12						
ORL	direct,A	logical OR	2	12						
ORL	direct,#data		3	24						
XRL	A,source		1,2	12						
XRL	A,#data	logical XOR	2	12						
XRL	direct,A	logical XOR	2	12						
XRL	direct,#data		3	24						
CLR	Α	clear A to zero	1	12						
CPL	Α	complement A	1	12						
RL	Α	rotate A left	1	12						
RLC	Α	through C	1	12						
RR	Α	rotate A right	1	12						
RRC	Α	through C	1	12						

swap nibbles 1 12

CLR	С	Manipulation	1	් රිදීම් 12
CLR	bit	clear bit to zero	2	12
SETB	С	set bit to one	1	12
SETB	bit	set bit to one	2	12
CPL	С	complement bit	1	12
CPL	bit	complement bit	2	12
ANL	C,bit	AND bit with C	2	24
ANL	C,/bit	NOTbit with C	2	24
ORL	C,bit	OR bit with C	2	24
ORL	C,/bit	NOTbit with C	2	24
MOV	C,bit	move bit to bit	2	12
MOV	bit,C	ITIOVE DIL IO DIL	2	24
JC	rel	jump if C set	2	24
JNC	rel	jmp if C not set	2	24
JB	bit,rel	jump if bit set	3	24
JNB	bit,rel	jmp if bit not set	3	24
JBC	bit, rel	jmp&clear if set	3	24

### **ASSEMBLER DIRECTIVES**

SWAP A

	<u>'</u>		
EQU DATA IDATA XDATA BIT CODE DS DBIT	define symbol define internal memory symbol define indirect addressing symbol define indirect addressing symbol define external memory symbol define internal bit memory symbol define program memory symbol reserve bytes of data memory reserve bits of bit memory	DW ORG END CSEG XSEG DSEG ISEG	store word values in program memory set segment location counter end of assembly source file select program memory space select external data memory space select internal data memory space select indirectly addressed internal data memory space
DB	store byte values in program memory	BSEG	select bit addressable memory space

#### **PIN FUNCTIONS** MOER ESP 1 56 P1.0 / ADC0 / T2 P1.1 / ADC1 / T2EX (preliminary document) 8828828288 3 2 P1.2 / ADC2 O ← pin 1 identifier 4 3 P1.3 / ADC3 5 4,5 AVDD ADuC832 6 6,7,8 AGND TOP VIEW 52pin MQFP 7 9 CREF **TOP VIEW** 8 10 VREF (not to scale) 84888888889 9 11 DAC0 10 12 DAC1 11 13 P1.4 / ADC4 12 14 P1.5 / ADC5 / SS 13 15 P1.6 / ADC6 27 29 SDATA / MOSI 14 16 P1.7 / ADC7 40 43 15 17 RESET 30 P2.0 / A8 / A16 41 44 PSEN 16 18 P3.0 / RxD 29 31 P2.1 / A9 / A17 42 45 ALE 17 19 P3.1 / TxD 30 32 P2.2 / A10 / A18 43 46 P0.0 / AD0 18 20 P3.2 / INTO 31 33 P2.3 / A11 / A19 44 47 P0.1 / AD1 19 21 P3.3/INT1/MISO/PWM1 32 34 XTAL1 (in) 45 48 P0.2 / AD2 20 22 DVDD 33 35 XTAL2 (out) 46 49 P0.3 / AD3 21 23 DGND 34 36 DVDD 47 50 DGND 22 24 P3.4/T0/PWMC PWM0/EXTCLK 35 37,38 DGND 48 51 DVDD 23 25 P3.5 / T1 / CONVST 36 39 P2.4 / A12 / A20 49 52 P0.4 / AD4 24 26 P3.6 / WR 37 40 P2.5 / A13 / A21 50 53 P0.5 / AD5 25 27 P3.7 / RD 38 41 P2.6/A14/A22/PWM0 54 P0.6 / AD6

### **CODE MEMORY SPACE**


39 42 P2.7/A15/A23/PWM

52 55

P0.7 / AD7

PRINTED IN U.S.A

26 28 SCLOCK



#### **INTERRUPT VECTOR ADDRESSES**

Interrupt Bit	Interrupt Name	Vector Address	Priority within Level
PSMCON.5	Power Supply Monitor Interrupt	43h	1
WDS	WatchDog Timer Interrupt	5Bh	2
IE0	External Interrupt 0	03h	3
ADCI	End of ADC Conversion Interrupt	33h	4
TF0	Timer0 Overflow Interrupt	0Bh	5
IE1	External Interrupt 1	13h	6
TF1	Timer1 Overflow Interrupt	1Bh	7
ISPI/I2CI	SPI/I2C Interrupt	3Bh	8
RI/TI	UART Interrupt	23h	9
TF2/EXF2	Timer2 Interrupt	2Bh	10
TIMECON.2	Time Interval Counter Interrupt	53h	11



## ADuC832

### MicroConverter® **Quick Reference Guide**

### a "Data Acquisition System on a Chip"

the ADuC832 is: ADC: 12bit, 5µs, 8channel, self calibrating 0.5LSB INL & 70dB SNR

DAC: dual, 12bit, 15μs, voltage output 1LSB DNL


Flash/EEPROM: 62K bytes Flash/EE program memory 4K bytes Flash/EE data memory

microcontroller: industry standard 8052
32 I/O lines, programmable PLL clock (131KHz to 16.8MHz from 32KHz crystal)

other on-chip features: temperature sensor, power supply monitor, watchdog timer, flexible serial interface ports,

voltage reference, time interval counter, dual 8/16bit PWM, power-on-reset

REV. Pr.02



www.analog.com/microconverter

BIG MEMORY **BIG MEMORY BIG MEMORY** 

### DATA MEMORY: RAM, SFRs, user Flash/EE (all read/write)

decimal address	HEX address			١	_OWI	ER R	AM						
127	7Fh				۱ "								
		Ger	neral Pui Area	rpose	MSB address							LSB address	
48	30h				MSB addre			(bit add	resses)			LSE	
47	2Fh				7Fh	7Eh	7Dh	7Ch	7Bh	7Ah	79h	78h	
46	2Eh				77h	76h	75h	74h	73h	72h	71h	70h	
45	2Dh				6Fh	6Eh	6Dh	6Ch	6Bh	6Ah	69h	68h	
44	2Ch				67h	66h	65h	64h	63h	62h	61h	60h	
43	2Bh	ļ			5Fh	5Eh	5Dh	5Ch	5Bh	5Ah	59h	58h	
42	2Ah				57h	56h	55h	54h	53h	52h	51h	50h	
41 40	29h 28h	Bit	Address Area	sable	4Fh 47h	4Eh 46h	4Dh 45h	4Ch 44h	4Bh 43h	4Ah 42h	49h 41h	48h 40h	
40 39	28h 27h	ł			3Fh	46h 3Eh	45h 3Dh	3Ch	43h 3Bh	3Ah	41h 39h	40h 38h	
38	2/h 26h	1			3Fn 37h	3En	35h	34h	38h	3An 32h	39h 31h	38h	
37	25h	1			2Fh	2Eh	2Dh	2Ch	2Bh	2Ah	29h	28h	
36	24h	1			27h	26h	25h	24h	23h	22g	2911 21h	20h	
35	23h	1			1Fh	1Eh	1Dh	1Ch	1Bh	1Ah	19h	18h	
34	22h	1			17h	16h	15h	14h	13h	12h	11g	10h	
33	21h	1			0Fh	0Eh	0Dh	0Ch	0Bh	0Ah	09h	08h	
32	20h	1			07h	06h	05h	04h	03h	02h	01h	00h	
31	1Fh	R7											7
30	1Eh	R6	İ										
29	1Dh	R5	Reg										
28	1Ch	R4	lis te	/		ח	ΛTΛ	MEM	ODV	SDA	CE		1
27						0	$\sim$	IAILLIA		317	UL		
21	1Bh	R3	Ba			<u> </u>	ATA (re	ad/w	rite a	rea)	<u>ICL</u>		
26	1Bh 1Ah	R3 R2	r Bank 3			<u> </u>	(re	ad/w	rite a	rea)	<u>IOL</u>		
		_	Register Bank 3				(re	ad/w	rite a				
26	1Ah	R2	r Bank 3	3FI	Fh	page 102	_	ead/w	rite a	rea)			
26 25	1Ah 19h	R2 R1	r Bank 3	3FI	Fh <b>€</b> (F		_	ead/w	rite a				~
26 25 24 23 22	1Ah 19h 18h 17h 16h	R2 R1 R0 R7 R6		3FI	*	page 102	23)=	ead/w	rite a				~
26 25 24 23 22 21	1Ah 19h 18h 17h 16h 15h	R2 R1 R0 R7 R6 R5		3FI	*	page 102	23 ) = ~~ es	ad/w	rite a				~
26 25 24 23 22 21 20	1Ah 19h 18h 17h 16h 15h 14h	R2 R1 R0 R7 R6 R5 R4		3FI	≈ (1	age 102 4K byte 1K page data	23 ) = ~ ~ es es)	ead/w	rite a				~
26 25 24 23 22 21 20	1Ah 19h 18h 17h 16h 15h 14h	R2 R1 R0 R7 R6 R5 R4 R3		3FI	(1) F (a)	4K byte K page data Flash/E	23 ) = 23	ead/w	rite a				~
26 25 24 23 22 21 20 19	1Ah 19h 18h 17h 16h 15h 14h 13h	R2 R1 R0 R7 R6 R5 R4 R3 R2	r Bank 3 Register Bank 2	3FI	(1) F (a)	age 102  4K byte K page data Flash/E	es es)	ead/w	rite a				~
26 25 24 23 22 21 20 19 18	1Ah 19h 18h 17h 16h 15h 14h 13h 12h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1		3FI	(1) F (a)	4K byte K page data Flash/E	es es)	ead/w	rite a				~
26 25 24 23 22 21 20 19 18 17	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1			(1 F (a	4K byte K page data Flash/E accessi throug SFRs	es ses)  EE ble	)	rite a			<b>-</b>	~
26 25 24 23 22 21 20 19 18 17 16	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 10h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0		3FI	(1 F (a	4K byte K page data Flash/E accessi throug SFRs	es ses)  EE ble	)					~
26 25 24 23 22 21 20 19 18 17 16 15	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 10h 0Fh	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7	Register Bank 2		(1 F (a	4K byte K page data Flash/E accessi throug SFRs	es ses)  EE ble	)					~
26 25 24 23 22 21 20 19 18 17 16 15 14	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 0Fh 0Eh	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6	Register Bank 2	000	(1) (1) (a) (b) (c) (c) (d) (d) (d) (d) (d) (d) (d) (d) (d) (d	4K byte K page data Flash/E accessi throug SFRs	es ses)  EE ble	)	FFh	FFFF	FFh		~ ~
26 25 24 23 22 21 20 19 18 17 16 15 14 13	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 0Fh 0Eh 0Dh	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5	Register Bank 2		(1) (a) (b) (c) (c) (d) (d) (d) (d) (d) (d) (d) (d) (d) (d	4K bytes 4K bytes 4K page data Flash/E accessii througl SFRs page 0	23 ) =	7	FFh	FFFFF	FFh 0=1	; ; ; ;; ;; ;;	
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 0Fh 0Eh 0Dh	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3	Register Bank 2	000	(1 F (a 12 upp	page 102  4K bytes  K page data Flash/E accessil throug  SFRs)  page 0	es e	7 SFRs direct	FFh C	FFFFF  FFG832	FFh 0=1	externa	
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5		000	(1) (a) (a) (b) (a) (b) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	page 102  4K bytes  4K bytes  4K page  4data  Flash/E  5FRs  page 0  8 bytes  8 bytes  6r RAI  6direct  6diressin	es es es)	7 SFRs direct	FFh C	FFFFF	FFh 0=1 0		al
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 10h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7	Register Bank 2	000	(1) (a) (a) (b) (a) (b) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	page 102  4K bytes K page data Flash/E ccessil througl SFRs page 0	es es es)	7 SFRs direct	FFh C	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFFh	externa data memoi	al Y
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R7 R6 R7 R6 R7 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1	Register Bank 2	000	(1) (1) (a) (b) (b) (a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	AK bytes  8 8 bytese RAd  addirection  9 page 0	≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ × × × × × × × × × × ×	7 SFRs direct	FFh C	FFFFF  CFG832	FFh R	externa data	al y tes
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 10h 0Fh 0Ch 0Bh 0Ah 09h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R7 R6 R7 R6 R7 R6 R7 R7 R7 R6 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7	Register Bank 2	000	(1) 12 upp (ir add	4K bytes data Flash/Ei through page 0	≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ × × × × × × × × × × ×	7 SFRs direct	FFh C	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFh R	externa data memoi (16M by	al y tes
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 10h 0Fh 0Ch 0Bh 0Ah 09h 08h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7	Register Bank 2 Register Bank 1	000	(dirical and a control of the contro	Was bytes RAI by	(in the second s	7 SFRs direct	FFh C	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFh R	externa data memoi (16M by	al y tes
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 10h 0Fh 0Ch 0Bh 0Ah 09h 08h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R7 R6 R7 R6 R7 R6 R7 R7 R6 R7 R7 R7 R6 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7	Register Bank 2 Register Bank 1	000	(1) 12 12 upp (ii adcided additional additio	AK bytes	(in the second s	7  SFRs diffrect dressing only)	FFh C	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFh R	externa data memoi (16M by	al y tes
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	1Ah 19h 18h 17h 16h 15h 14h 12h 11h 10h 0Fh 0Ch 0Bh 0Ah 09h 08h 07h 06h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R7 R6 R6 R7 R6 R7 R6 R7 R7 R6 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7	Register Bank 2 Register Bank 1	00l	(1) 12 12 upp (ii adcided additional additio	Was bytes RAI by	(in the second s	7  SFRs diffrect dressing only)	FFh &	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFh R	externa data memoi (16M by	al y tes
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 10h 0Fh 0Ch 0Bh 0Ah 09h 0Ah 07h 06h 07h 06h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R5 R7 R6 R7 R6 R7 R6 R7 R7 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8	Register Bank 2 Register Bank 1	00l	(1) 12 12 upp (ii adcided additional additio	Was bytes RAI by	(in the second s	7  SFRs diffrect dressing only)	FFh &	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFh R	externa data memoi (16M by	al y tes
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 8 7 6 5 4 3	1Ah 19h 18h 17h 16h 15h 14h 13h 12h 11h 10h 0Fh 0Ch 0Dh 0Ch 0Bh 0Ah 09h 08h 07h 06h 05h 04h	R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R5 R4 R5 R6 R7 R6 R7 R6 R7 R7 R7 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8 R8	Register Bank 2	00l	(1) 12 12 upp (ii adcided additional additio	Was bytes RAI by	(in the second s	7  SFRs diffrect dressing only)	FFh &	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFh R	externa data memoi (16M by	al y tes

lower RAM

SFR details

# **SFR MAP & RESET VALUES**

(reserved)	SPIDAT F7h 00h	ADCCON1 EFh 00h	(reserved)	PSMCON DFh DEh	PLLCON D7h 53h	(reserved)	EADRH C7h 00h	EDATA4 BFh 00h	SPH B7h 00h	<b>CFG832</b> AFh 00h	DPCON A7h 00h	(not used)	(not used)	(reserved)	PCON 87h 00h
(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	EADRL C6h 00h	EDATA3 BEh 00h	(pesn tou)	PWMCON AEh 00h	INTVAL A6h 00h	<b>T3CON</b> 9Eh 00h	(pesn tou)	(reserved)	(reserved)
IH DACCON 00h FDh 04h	ADCCON3 F5h 00h	(reserved)	(reserved)	(reserved)	(reserved)	<b>TH2</b> 00h CDh 00h	(reserved)	EDATA2 BDh 00h	(pesn tou)	(reserved)	HOUR 00h A5h 00h	<b>T3FD</b> 9Dh 00h	(pesn tou)	<b>TH1</b> 8Dh 00h	(reserved)
DAC FGh	ADCGAINH F4h *00h	(reserved)	(reserved)	(reserved)	<b>DMAP</b> D4h 00h	<b>ברר</b> ככh	(reserved)	EDATA1 BCh 00h	<b>PWM1H</b> B4h 00h	(reserved)	MIN A4h	(not used)	(not used)	<b>TH0</b> 8Ch 00h	<b>DPP</b> 84h 00h
00h FBh 00h	ADCGAINL F3h *00h	(reserved)	(reserved)	(reserved)	<b>DMAH</b> D3h 00h	RCAP2H CBh 00h	(reserved)	(reserved)	PWM1L B3h 00h	(reserved)	<b>SEC</b> A3h 00h	I2CADD 9Bh 55h	(pesn tou)	<b>TL1</b> 8Bh 00h	. <b>DPH</b> .00h 83h .00h
<b>DACOH</b> 00h FAh 00h	ADCOFSH F2h *20h	(reserved)	(reserved)	ADCCON2 ADCDATAL ADCDATAH D8h 00h D9h 00h DAh 00h	DMAL D2h 00h	RCAP2L CAh 00h	CHIPID C2h 2Xh	(beviesen)	PWM0H B2h 00h	(beviesen)	HTHSEC A2h 00h	I2CDAT 9Ah 00h	(pesn tou)	<b>TL0</b> 8Ah 00h	<b>DPL</b> 07h 82h 00h
DAC F9h	ADCOFSL F1h *00h	(reserved)	(reserved)	ADCDATAL D9h 00h	(reserved)	(reserved)	(reserved)	ECON B9h 00h	PWM0L B1h 00h	IEIP2 A9h A0h	TIMECON FFh A1h 00h	SBUF 99h 00h	(pesn tou)	<b>TMOD</b> 89h 00h	SP
SPICON F8h 04h	<b>B</b> F0h 00h	I2CCON E8h 00h	ACC E0h 00h	ADCCON2 D8h 00h	<b>PSW</b> D0h 00h	<b>T2CON</b> C8h 00h	WDCON C0h 10h	<b>IP</b> B8h 00h	P3 B0h FFh	<b>IE</b> A8h 00h	P2 A0h FFh	SCON 98h 00h	<b>P1</b> 90h FFh	TCON 88h 00h	<b>P0</b> 80h FFh 81h
$\sqrt{}$	$\overline{\lambda}$			$\overline{A}$	$\overline{A}$	$\overline{\lambda}$								$\overline{A}$	$\overline{A}$
SPR0 F8h 0	0 F0h 0	( 12CI 0 E8h 0	0 E0h 0	0 D8h 0	0 DOh 0	CAP2	. WDWR 0 C0h 0	<b>PX0</b> 0 B8h 0	1 BOh 1	<b>EX0</b> 0 A8h 0	A0h 1	98h 0	<b>T2</b>	0 88h 0	1 80h
SPR1 F9h 0	f.	12CT)	뜌	CS1	<b>E</b> 40	CNT2	WDE Cth 0	PT0 899	<b>X</b> #8	A9h A9h	A1h	F 466	12EX	89h 89h	1 81h
CPHA FAh 1	F2h 0	I2CRS EAh 0	E2h 0	CS2 DAh 0	<b>0V</b>	TR2	WDS C2h 0	PX1 BAh 0	INT0 BZh 1	AAh 0	A2h 1	<b>RB8</b>	92h 1	<b>171</b> 8Ah 0	
CPOL FBh 0 F	F3h 0 F	I2CM EBh 0 E	E3h 0 E	CS3 DBh 0	RS0	EXEN2 CBh 0	WDIR C3h 0	PT1 BBh 0 B	B3h 1	ET1	A3h 1	<b>TB8</b> 0 9	93h 1	<b>E1</b> 0 8	1 83h 1 82h
SPIM FCh 0	F4h 0	MDI ECh 0	E4h 0	SCONV DG 0	<b>RS1</b> D4h 0	оср. ССР. ССР.	<b>PRE0</b> C4h 1	PS BCh 0	<b>T0</b>	ES ACh 0	1 A4h 1	<b>REN</b> 9Ch 0	94h 1	<b>TR0</b> 8Ch 0	
SPE FDh 0	F5h 0	MCO EDh 0	E5h 0	CCONV 0 DDh 0	<b>F0</b>	F2 RCLK	PRE1 C5h 0	<b>PT2</b> BDh 0	<b>1</b> BSh 1	<b>ET2</b> ADh 0	A5h 1	SM2 9Dh 0	95h 1	<b>TF0</b> 8Dh 0	1 85h 1 84h
WCOL FEh 0	F6h 0	MDE EEh 0	E6h 0	DMA DEh 0	AC Deh 0	<b>TF2 EXF2</b> cFh 0	PRE2 ceh 0	PADC BEh 0	WR 1	EADC AEh 0	A6h 1	SM1	96h 1	<b>TR1</b> 0	1 86h 1
FFh 0	F7h 0	MDO EFh 0	E7h 0	ADCI DFh 0	<b>C</b> Υ 0	TF2	PRE3 C7h 0	PSI BFh 0	<b>RD</b> 1	AFh 0	A7h 1	SM0 9Fh 0	97h 1	<b>TF1</b> 8Fh 0	87h 1

these bits are contained in this byte

SPICON

mnemonic SPR1 SPR0

calibration coefficients are preconfigured at power-up to factory calibrated values

ADCCON1 ADC Control register #1 ADCCON1 ADC Control register #1 ADCCON1 ADCCON	BIG MEMO	ORY BIG MEMOR	RY BIG	MEMORY	BIG MEMOR
ACCONTS ACCOUNTS ACCOUNTS TO ACCOUNTS A					
Scott Segle commercial safet the Country of Carlot	ADCCON1.7 ADCCON1.6 ADCCON1.5 ADCCON1.4 ADCCON1.3 ADCCON1.2 ADCCON1.1 ADCCON1.0	ADC mode (0=off, 1=on) external Vref select bit (0=on-chip Vref conversion time = 16 / ADCclk ADCclk = 16,777,216Hz / [8,4,16,3] acquisition time select bits acq time = [1,2,3,4] / ADCclk Timer2 convert enable version = 0.0NVST enable version = 0	CFG83 CFG83 CFG83 CFG83 CFG83 CFG83 CFG83 CFG83 CFG83	extended stack-p 2.6 PWM pins select 2.5 DAC output buffe 2.4 external clock se 2.3 (this bit must cor 2.1 (this bit must cor 2.1 (this bit must cor internal XRAM se  CON Watchdog Imenut se	pointer enable (0=disable) (0=P2.6/P2.7,1=P3.4/P3.3) er bypass (0=buffer enabled) elect (0=internal clock) stain 0) stain 0) tain 0) elect (0=external XRAM) Timer control register
ADCDATAL  DMAP, DMAH, DMAL GMA address pointer  ADCGAINH  ADCGAINH  ADCGAINH  ADCGAINE  ADCOPSI Calibration coefficients  ADCOPSI Calibration coefficients  DACCON DAC Control register  PLLCON PLL Control register  PLLCON Time Interval Counter Control Register  TIMECON I men interval Register  TIMECON I men interval Register  TIMECON I men interval Register  TIMECON PLL Control register  PROGRAM page  SCH PROGR	SCONV sin (CS3 inp (CS2 CS1 CS0 ADCCON3.7 ADCCON3.6 ADCCON3.6 ADCCON3.4 ADCCON3.3 ADCCON3.2 ADCCON3.1 ADCCON3.1 ADCCON3.1	rigle conversion start bit used themselved bits:   **Start Control Free Control Fre	PRE0 WDIR WDIR WDS WDE WDWR PSMC PSMC PSMC PSMC PSMC PSMC PSMC	>8=reserved  vatchdog interrupt re watchdog status flag watchdog enable cor  CON Power Sup:  DN.5 PSM status bit (1) N.5 PSM interrupt bit N.4 trip point select to N.3 [4.37V, 3.08V, N.12 (this bit must con N.1 (reserved) N.0 PSM powerdown  N.1 PSM powerdown	esponse bit (1 indicates watchdog timeout) (2 indicates watchdog timeout) (3 indicates watchdog timeout) (4 indicates watchdog timeout) (5 indicates watchdog timeout) (5 indicates watchdog timeout) (6 indicates watchdog timeout) (7 indicates watchdog timeout) (8 indicates watchdog timeout) (9 indicates watchdog timeout) (1 indicates watchdog timeout) (1 indicates watchdog timeout) (1 indicates watchd
ADCGAINL ADC			SPH	Stack Point	er High byte
DACCON DACCONS DACCONS DATE of the property of	ADCGAIR ADCGAIR ADCOFS	ADC Gain calibration coefficients  ADC Offset	EA EADC ET2 ES ET1 EX1 ET0	enable inturrupts (0=a enable ADCI (ADC int enable TF2/EXF2 (Tin enable TF1/TI (serial po enable TF1 (Timer1 o enable IE1 (external in	all inturrupts disabled) terrupt) ner2 overflow interrupt) ort interrupt) verflow interrupt) nterrupt 1)
DACOH, DACOL  DACO data registers  PLLCON  PLLCONTO  PLL	DACCON.7 DACCON.6 DACCON.6 DACCON.5 DACCON.4 DACCON.3 DACCON.2	DAC Control register  ModeSelect (0=12bit, 1=8bit) DAC1 RangeSelect (0=V <sub>REF</sub> , 1=V <sub>DD</sub> ) DAC0 RangeSelect (0=V <sub>REF</sub> , 1=V <sub>DD</sub> ) Clear DAC1 (0=0V, 1=normal operatio Clear DAC0 (0=0V, 1=normal operatio	IEIP2.6 IEIP2.6 IEIP2.4 IEIP2.3 IEIP2.2 IEIP2.1	Interrupt Enable/F priority of TII interrupt priority of PSMI interru priority of ISPI interrup (this bit must contain a enable TII interrupt (ti enable PSMI (power s enable ISPI interrupt (ti	Priority register #2 (time interval) upt (power supply monitor) pt (serial interface) zero) me interval) supply monitor interrupt) (serial interface)
PLICONA   PLICON	DAC1H,D DAC0H,D PLLCON	DAC1L DAC1 data registers  DAC0L DAC0 data registers  PLL Control register  pscillator powerdown control bit (0=XTA	PADC PT2 PS PT1 PX1 PT0 PX0	priority of ISPI/I2CI (si priority of ADCI (ADC priority of TF2/EXF2 ( priority of RI/TI (serial priority of TF1 (Timer1 priority of TF0 (Timer0 priority of TF0 (Timer0 priority of TF0 (Externs	erial interface interrupt) interrupt) Timer2 overflow interrupt) port interrupt) 1 overflow interrupt) al interrupt 1) 2 overflow interrupt) al interrupt 0 1 interrupt 0
IMBECON   Introduction   Immer Control register   Immer Control regis	PLLCON.4 PLLCON.3 PLLCON.2 PLLCON.1 PLLCON.0	(this bit must contain zero) "fast interrupt" control bit (0=normal) 3-bit clock divider value, "CD" (default=3 f_CORE = 16,777,216Hz / 2 <sup>CD</sup>	TMOD. TMOD. TMOD. TMOD. (upp	3/.7 gate control bit (0 2/.6 counter/timer sel 1/.5 timer mode selec 0/.4 [13bitT, 16bitT er nibble = Timer1, lower	D=ignore INTx) lect bit (0=timer) cton bits T/C, 8bitT/Creload, 2x8bitT] nibble = Timer0)
FIG. Elapsed Seconds Register  MIN TIC Elapsed Mointes Register  ECON Data Flash/EE comand register  ECON Data Flash/EE comand register  Other Elapsed Mointes Register  ECON Data Flash/EE comand register  Other Elapsed Mointes Register  ECON Data Flash/EE comand register  Other Elapsed Mointes Register  Other Elapsed Mointes Register  ECON Data Flash/EE comand register  Other Elapsed Mointes Register  EADRH_EADR Data Flash/EE comand register  EADRH_EADRL Data Flash/EE address registers  EDATA1, EDATA2, EDATA3, EDATA4  Data Flash/EE data registers  SPICON SPI Control register  SPICON SPI Control register  SPI enable (0=12C enable, 1=SPI enable)  SPI SPI instrumy( (set at end of SPI transfer))  SPI SPI SPI birates elsect (0=slave)  SPICON SPI Control register  SPICON SPI Control register  SPICON SPI Data Pointer (add to the SPI transfer)  SPI SPI SPI SPI SPI SPI enable)  SPICON SPI Control register  SPICON SPI Control register  IZCCON I SPI Data register  IZCCON I SPI SPI SPI SPI enable)  SPICON SPI SPI SPI SPI SPI SPI enable)  SPICON SPI	TIMECON.6 TIMECON.5 TIMECON.4 TIMECON.3 TIMECON.2 TIMECON.1 TIMECON.1	(fihis bit must contain 1) INTVAL timebase select bits [128th sec, seconds, minutes, hours] single time interval control bit (0=reload&i time interval interrup bit, TII time interval interrup bit, TII time interval enable bit (0=disable&clear) time clock enable bit (0=disable) TIC Interval Register	TF1 TR1 TR0 TR0 IE1 IT1 IE0	Timer1 overflow flag (: Timer0 run control (0= Timer0 overflow flag (: Timer0 run control (0= external INT1 flag (au IE1 type (0=level trig, external INT0 flag (au IE0 type (0=level trig,	auto cleared on vector to ISR) roff, 1=run) auto cleared on vector to ISR) roff, 1=run) to cleared on vector to ISR) 1=edge trig) to cleared on vector to ISR) 1=edge trig) 1=edge trig)
FOUR TIC Elapsed Hours Register	SEC	TIC Elapsed Seconds Registe	TH1,	TL1 Timer1 regi	isters
EDATA1, EDATA2, EDATA3, EDATA4  Data Flash/EE data registers  SPICON SPI Control register  ISPT SPI inturquy (set at end of SPI transfer)  SPE SPI enable (0=12C enable, 1=SPI enable)  SPE SPI enable (0=12C enable, 1=SPI enable)  SPE SPI enable (0=12C enable, 1=SPI enable)  SPICON SPI SPI enable (0=12C enable, 1=SPI enable)  SPI SPI SPI SPI Enable (0=12C enable, 1=SPI enable)  SPI SPI SPI SPI SPI Enable (0=12C enable)  SPI SPI SPI SPI SPI SPI Enable (0=12C enable)  SPI SPI SPI SPI SPI SPI SPI Enable)  SPI SPI SPI SPI SPI SPI SPI Enable (0=12C enable)  MOD master mode SDATA output enable (0=disable)  MOD master mode SDATA output enable (0=disable)  MOD master mode SDATA (put bit in the spirit spirit series interrupt in the spi	HOUR ECON 011 021 044 053 061	TIC Elapsed Hours Register  Data Flash/EE comand register h READ page 82h PROGRAM byth h PROGRAM page 67h EXTILOAD in h VERIFY page 60h ENTER ULOAD h ERASE page (all others reserved) h ERASE ALL	e e lode mode control	overflow flag external flag receive clock enable ( transmit clock enable ( external enable (0=ign run control (0=stop, 1 timer/counter select (t capture/reload select	(0=Timer1 used for RxD clk) (0=Timer1 used for TxD clk) sore T2EX, 1=cap/rld on T2EX) =run) =timer, 1=counter) (0=reload, 1=capture)
Data Flash/EE data registers  SPICON SPI Control register  SPI inturrupt (set at end of SPI transfer)  WCOL write cellation error flag  P2 Port3 register (also A0-A7 & A16-A23)  PCT register (al			DCA		imer2 register imer2 Reload/Capture
SPF		Data Flash/EE data registers	P0		
SPRO bittles = Fcore / [2.4.6.16] (slave: SPRO-SS) SPIDAT SPID T SPIDAT	ISPI SP	PI inturrupt (set at end of SPI transfer)	T2EX T2	timer/counter 2 captur timer/counter 2 extern	re/reload trigger nal input
master mode SEATA Guiput an able (0=disable) MCD master mode SEATA Guiput and BEATA GU	SPR0 SPIDAT	bitrate = Fcore / [2,4,8,16] (slave: SPR SPI Data register	0=SS) RD WR T1	external data memory external data memory timer/counter 1 extern timer/counter 0 extern external interrupt 1	write strobe
IZCDAT   IZC Data register	MDE mas MCO mas MDI mas I2CM mas I2CRS serii I2CTX trans I2CI seris	ster mode SDATA output bit ster mode SDATA output bet ster mode SCLK output bit ster mode SDATA input bit ster mode SDATA input bit ster mode select bit (0*slave mode) all port reset smission direction status (0*RX,1*TX) all interface interrupt	e) TXD RXD SCO SM0 SM1	serial port transmit da serial port receive dat N Serial communi UART mode control bits 00 - 8bit shift register 01 - 8bit UART 11 - 9bit UART 11 - 9bit UART	a line ications Control register baud rate: - Fosc/12 - variable - Fosc/64(x2) - variable multiprocessor communication
PWMCON2.  PWMCON	PWMCON.6	N PWM Control register PWM mode bits [0=disabled, 1=single/vs 2=twin/8bit 3=twin/16bit 4=dual/16bit	TB8 RB8 TI RI NR7	receive enable control bi in modes 2&3, 9th bit tra in modes 2&3, 9th bit rec transmit interrupt flag receive interrupt flag	it nsmitted ceived
DPCON DPCONS DPC	PWMCON.2 PWMCON.1 PWMCON.0 PWMOH,I	PWM counter = clock / [1,4,16,64] PWM clock source bits [1=FxTat/15, 2=F 3=T0 ext.int.rate, 4=F <sub>VCO</sub> (16.777MHz PWMOL PWMO data registers	XTAL, PCON. PCON. PCON. PCON. PCON.	double baud rate cont ALE disable (0=norms general purpose flag general purpose flag nower-down control bit	trol al, 1=forces ALE high)
TSCON   Timer's Control register   Timer's Data rise enable (ordicable)   Timer's Data Pointer   DPH, DPL (DPTR)   DPH, DPL (DP	DPCON.6 DPCON.6 DPCON.6 DPCON.5 DPCON.3 DPCON.2 DPCON.1 DPCON.1	Data Pointer Control register data pointer auto-toggle enable (0=disabl shadow data pointer mode control bits [1=8052, 2=post-tine, 3=post-dec, 4=L-main data pointer mode control bits [1=8052, 2=post-tine, 3=post-dec, 4=L-(not implemented to allow INC DPCON to data pointer select [0=main, 1=shadow]	e) PSW CY AC SBtgl] RS1 RS0 OV F1 P	Program Status carry flag auxiliary carry flag general purpose fla register bank select active register b overflow flag general purpose fla parity of ACC	s Word  ig 0 t control bits  ank = [0,1,2,3]
	T3CON.7 T3CON.2 T3CON.1	Timer 3 baud rate enable (0=disable) binary divide factor (DIV) DIV = log[F <sub>CORE</sub> /(32-baudrate)] / log2	DPH	DPL (DPTR)	
T3FD = (2·F <sub>CORE</sub> ) / (baudrate·2 <sup>DIV</sup> ) - 64  B auxiliary math register	T3FD	Timer 3 Fractional Divider reg	ister		egister