Instruction Set

Data Transfer Op	erations	byles	os perior
MOV A,Rn		1	1
MOV A,@Ri		1	2
MOV A,direct		2	2
MOV A,#data		2	2
MOV Rn,A		1	1
MOV Rn,direct		2	2
MOV Rn,#data		2	2
MOV direct,A	move	2	2
MOV direct,Rn	lilove	2	2
MOV direct,@Ri		2	2
MOV direct, direct		3	3
MOV direct,#data		3	3
MOV @Ri,A		1	2
MOV @Ri,direct		2	2
MOV @Ri,#data		2	2
MOV DPTR,#data16		3	3
MOVC A,@A+DPTR	move from	1	4
MOVC A,@A+PC	code memory	1	4
MOVX A,@Ri		1	4
MOVX A,@DPTR	move to/from	1	4
MOVX @Ri,A	data memory	1	4
MOVX @DPTR,A		1	4
PUSH direct	push onto stack	2	2
POP direct	pop from stack	2	2
XCH A,Rn		1	1
XCH A,@Ri	exchange bytes	1	2
XCH A,direct		2	2
XCHD A,@Ri	exchg low digits	1	2

Boolean Variable Manipulation of Section 1

CLI	0	clear bit to zero			
CLR	bit	clear bit to zero	2	2	ı
SETB	С	set bit to one	1	1	ı
SETB	bit	Set bit to one	2	2	ı
CPL	С	complement bit	1	1	ı
CPL	bit	complement bit	2	2	ı
ANL	C,bit	AND bit with C	2	2	ı
ANL	C,/bit	AND (NOTbit) with C	2	2	ı
ORL	C,bit	OR bit with C	2	2	ı
ORL	C,/bit	OR (NOTbit) with C	2	2	ı
MOV	C,bit	move bit to bit	2	2	ı
MOV	bit,C	THOVE DIL IO DIL	2	2	ı

Progr	PAIGE	OSperio		
ACALL	. addr11	call subroutine	2	3
LCALL	addr16	can subroutine	3	4
RET		return from sub.	1	4
RETI		return from int.	1	4
AJMP	addr11		2	3
LJMP	addr16	iumn	3	4
SJMP	rel	jump	2	3
JMP	@A+DPTR		1	3
JC	rel	jump if C set	2	3
JNC	rel	jmp if C not set	2	3
JB	bit,rel	jump if bit set	3	4
JNB	bit,rel	jmp if bit not set	3	4
JBC	bit,rel	jmp&clear if set	3	4
JZ	rel	jump if A = 0	2	3
JNZ	rel	jump if A not 0	2	3
CJNE	A,direct,rel		3	4
CJNE	A,#data,rel	compare and	3	4
CJNE	Rn,#data,rel	jump if not	3	4
CJNE	@Ri,#data,rel	equal	3	4
DJNZ	Rn,rel	decrement and	2	3
DJNZ	direct, rel	jump if not zero	3	4
NOP		no operation	1	1

Arithr	netic Opera	tions	124,	0,00
ADD	A,Rn		1	1
ADD	A,@Ri	add source to A	1	2
ADD	A,direct	add source to A	2	2
ADD	A,#data		2	2
ADDC	A,Rn		1	1
ADDC	A,@Ri	add with carry	1	2
ADDC	A,direct	add with carry	2	2
ADDC	A,#data		2	2
SUBB	A,Rn		1	1
SUBB	A,@Ri	subtract from A	1	2
SUBB	A,direct	with borrow	2	2
SUBB	A,#data		2	2
INC	Α		1	1
INC	Rn		1	1
INC	@Ri	increment	1	2
INC	direct		2	2
INC	DPTR *		1	3
DEC	Α		1	1
DEC	Rn	decrement	1	1
DEC	@Ri	uecrement	1	2
DEC	direct		2	2
MUL	AB	multiply A by B	1	9
DIV	AB	divide A by B	1	9
DA	Α	decimal adjust	1	2

* INC DPTR increments the 24bit value DPP/DPH/DPL

Logic	al Operatio	ns	toyles	OS periods
ANL	A,Rn		1	1
ANL	A,@Ri		1	2
ANL	A,direct	logical AND	2	2
ANL	A,#data	logical AND	2	2
ANL	direct,A		2	2
ANL	direct,#data		3	3
ORL	A,Rn		1	1
ORL	A,@Ri		1	2
ORL	A,direct] :	2	2
ORL	A,#data	logical OR	2	2
ORL	direct,A		2	2
ORL	direct,#data		3	3
XRL	A,Rn		1	1
XRL	A,@Ri		1	2
XRL	A,direct	logical XOR	2	2
XRL	A,#data	logical XOR	2	2
XRL	direct,A		2	2
XRL	direct,#data		3	3
CLR	A	clear A to zero	1	1
CPL	A	complement A	1	1
RL	A	rotate A left	1	1
RLC	A	through C	1	1
RR	A	rotate A right	1	1
RRC	A	through C	1	1

L agand

SWAP A

swap nibbles 1 1

	Legena
Rn	register addressing using R0-R7
@Ri	indirect addressing using R0 or R1
direct	8-bit internal address (00h-FFh)
#data	8-bit constant included in instruction
#data16	16-bit constant included in instruction
bit	8-bit direct address of bit
rel	signed 8-bit offset
addr11	11-bit address in current 2K page
addr16	16-bit address
v	any of: Pn @Pi direct #data

Instructions That Affect Flags

ADD A,x	C = carry out of bit 7 AC = carry out of bit 3 OV = carry out of bit 6, but not 7	DA A RRC A	C = C or (x>100) C = ACC.7
ADDC A,x	C = carry out of bit 7 AC = carry out of bit 3 OV = carry out of bit 6, but not 7	RLC A SETB C CLR C	C = ACC.0 C = 1 C = 0
SUBB A,x	C = borrow into bit 7 AC = borrow into bit 3 OV = borrow into bit 6, but not 7	ANL C,bit ANL C,/bit ORL C.bit	C = C and bit C = C and NOTbit C = C or bit
MUL AB	C = 0 OV = (result>255)	ORL C,bit	C = C or NOTbit
DIV AB	C = 0 OV = divide by zero	MOV C,bit CJNE x,y,rel	C = bit C = (x <y)< td=""></y)<>

Pin Functions

MO	ે હુંજ							٥		. m h "		
2	1	P1.1 / AIN2	l					16.4	ᄪ	1000	10000000 \$ 4 4 4 4 4 4 4	
3	2	P1.2/AIN3/REFIN2+						Ш	Ш			_
4	3	P1.3 / AIN4 / REFIN2-	ا	888	8228	datata	1 🗀	0	←	pin 1 id	dentifier	39
5	4	AVDD	1 D 2 D	04	— pin 1 i	dentifier 0 42 0 41	2 =					38
-	5	AGND	3 D 4 D 5 D		ADu	2845 138	4 =		Α	Du(C845	36
6	6	AGND	6 D		56-pin		6 🗀				MQFP	34
7	7	REFIN-	8 C 9 C		TOP	VIEW 5 34	7 =				VIEW	33
8	8	REFIN+	11 D	(not to	O 31	9 =				scale)	31
9	9	P1.4 / AIN5	13 D 14 D] 30] 29	11 =		(oualo,	29
10	10	P1.5 / AIN6				848888	13					= 27
11	11	P1.6 / AIN7 / IEXC1							П			
12	12	P1.7 / AIN8 / IEXC2						ЦL	JUL	JUUL		
13	13	AINCOM / DAC						4 4	191	. 20 20 50	222222	
14	14	DAC										
MO	ે તું			MOF	ે તુર				MOF	ે તુર		
_	15	AIN9 (CSP package only)		27	29	SDATA (I ² C)			40	43	ĒĀ	
-	16	AIN10 (CSP package only)		28	30	P2.0 / SCLO	CK (SPI)		41	44	PSEN	
15	17	RESET		29	31	P2.1 / MOSI	(SPI)		42	45	ALE	
16	18	P3.0 / RxD		30	32	P2.2 / MISO	(SPI)		43	46	P0.0 / AD0	
17	19	P3.1 / TxD		31	33	P2.3 / SS / T2	2		44	47	P0.1 / AD1	
18	20	P3.2 / INT0		32	34	XTAL1 (in)			45	48	P0.2 / AD2	
19	21	P3.3 / INT1		33	35	XTAL2 (out)			46	49	P0.3 / AD3	
20	22	DVDD		34	36	DVDD			47	50	DGND	
21	23	DGND		35	37	DGND			48	51	DVDD	

Code Memory Space Options


22 24 P3.4 / T0

23 25 P3.5 / T1

24 26 P3.6 / WR

25 27 P3.7 / RD

26 28 SCLK (I2C)



38 DGND

36 39 P2.4 / T2EX

37 40 P2.5 / PWM0

38 41 P2.6 / PWM1

39 42 P2.7 / PWMCLK

49 52 P0.4 / AD4

52 55 P0.7 / AD7

53 P0.5 / AD5

54 P0.6 / AD6

56 P1.0 / AIN1


Interrupt Vector Addresses

Interrupt Bit	Interrupt Name	Vector Address	Relative Priority
PSMCON.5	Power Supply Monitor Interrupt	43h	1
WDS	WatchDog Timer Interrupt	5Bh	2
IE0	External Interrupt 0	03h	3
RDY0/RDY1	End of ADC Conversion Interrupt	33h	4
TF0	Timer0 Overflow Interrupt	0Bh	5
IE1	External Interrupt 1	13h	6
TF1	Timer1 Overflow Interrupt	1Bh	7
ISPI/I2CI	SPI/I ² C Interrupt	3Bh	8
RI/TI	UART Interrupt	23h	9
TF2/EXF2	Timer2 Interrupt	2Bh	10
TIMECON.2	Time Interval Counter Interrupt	53h	11

© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Purchase of licensed I^{*}C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I^{*}C Pattern Rights to use these components in an I^{*}C system, provided that the system continues to the I^{*}C Sandard Specification as defined by Philips. Printed in the U.S.A. G04923-4-6/04(0)



ADuC845/ADuC847/ADuC848 MicroConverter® Quick Reference Guide



A Precision Analog Flash MCU

The ADuC845/ADuC847/ADuC848 is:

24-bit* primary ADC, differential w/ programmable gain 24-bit auxiliary ADC, single-ended w/ fixed gain (ADuC845 only) 10-channel input mux (*ADC is 16bit on ADuC848)

12-bit, 15µs, voltage output <1LSB DNL

Flash/EEPROM:

up to 62kB Flash/EE program memory 4kB Flash/EE data memory

Microcontroller:

"single-cycle" 8052, up to 12.6MIPS 32 I/O lines, programmable PLL clock (98.3kHz to 12.6MHz from 32kHz crystal)

Embedded Tools Support: on-chip download/debug & single-pin emulation functions

Other on-chip features:

temperature sensor, power supply monitor, watchdog timer, flexible serial interface ports, voltage reference, time interval counter, dual 8-/16-bit PWM, power-on-reset





Data Memory: RAM, SFRs, user Flash/EE (all	read/write)	SFR Map													
Lower RAM LEX Address Address		(reserved)	SPIDAT F7h 00h	(reserved)	(reserved)	DFh DEh PLLCON D7h 53h	(reserved)	EADRH C7h 00h	ᇤ늍	SPH B7h 00h CFG845/7/8		EWAIT 9Fh 00h	(reserved)	(reserved)	87h 00h
127 7Fh General Purpose Area \$\frac{\sigma}{95}\$ (bit address)	ses) 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	(reserved)	(reserved)	(reserved)	ADC0CON2 E6h 00h ADC1L	DEh 00h (reserved)	(reserved)	EADRL C6h 00h	EDATA3 BEh 00h	(reserved)	AEh 00h INTVAL A6h 00h	T3CON 9Eh 00h	(reserved)	(reserved)	(2000)
46 2Eh 77h 76h 75h 74h 7 45 2Dh 6Fh 6Eh 6Dh 6Ch 6 44 2Ch 67h 66h 65h 64h 6	3h 72h 71h 70h 3h 6Ah 69h 68h 3h 62h 61h 60h	DACCON FDh 00h	(reserved)	GN1H EDh [*] xxh	OF1H E5h *xxh ADC1H	DDh 00h ICON 0h 00h	TH2 CDh 00h	(reserved)	EDATA2 BDh 00h	(reserved)	ے ا	T3FD 9Dh 00h	(reserved)	8Dh 00h	(2000)
42 2Ah 41 29h Bit Addressable 4Fh 4Eh 4Dh 4Ch 4	3h 5Ah 59h 58h 3h 52h 51h 50h 3h 4Ah 49h 48h 3h 42h 41h 40h	DACH FCh 00h	(reserved)	Ш	OF1L E4h *xxh ADC1M	DCh 00h SF D4h 45h	TL2 CCh 00h	(reserved)		B4h 00h	MIN A4h 00h	(reserved)	(reserved)	울 급	84h 00h
38 26h 37 25h 27 25h 28 29h 29h 29h 20h 20h 20h 20h <td>3h 3Ah 39h 38h 3h 32h 31h 30h 3h 2Ah 29h 28h 3h 22g 21h 20h</td> <td>DACL FBh 00h</td> <td>(not used)</td> <td>GN0H EBh *xxh</td> <td>OF0H E3h *xxh ADC0H</td> <td>DBh 00h ADC1CON D3h 00h</td> <td>RCAP2H CBh 00h</td> <td>(reserved)</td> <td>(reserved)</td> <td>B3h 00h</td> <td> <</td> <td>I2CADD 9Bh 55h</td> <td>(reserved)</td> <td>된</td> <td>83h 00h</td>	3h 3Ah 39h 38h 3h 32h 31h 30h 3h 2Ah 29h 28h 3h 22g 21h 20h	DACL FBh 00h	(not used)	GN0H EBh *xxh	OF0H E3h *xxh ADC0H	DBh 00h ADC1CON D3h 00h	RCAP2H CBh 00h	(reserved)	(reserved)	B3h 00h	<	I2CADD 9Bh 55h	(reserved)	된	83h 00h
35 23h 1Fh 1Eh 1Dh 1Ch 1 34 22h 17h 16h 15h 14h 1 33 21h 0Fh 0Eh 0Dh 0Ch 0	3h 1Ah 19h 18h 3h 12h 11g 10h 3h 0Ah 09h 08h 3h 02h 01h 00h	(reserved)	I2CADD1 F2h 7Fh	GN0M EAh *xxh	OF0M E2h *xxh ADC0M	DAh 00h ADC0CON1 D2h 07h	RCAP2L CAh 00h	CHIPID C2h AXh	(reserved)	B2h 00h	< <	I2CDAT 9Ah 00h	<u>e</u>	A H	82h
31 1Fh R7 30 1Eh R6 29 1Dh R5 ¥ Flash/EE	"XRAM" extended RAM space	(reserved)	(reserved)	Ш	OF0L E1h 'xxh ADC0L	D9h 00h ADCMODE D1h 08h	(reserved)			<u> </u>	A9h A0h TIMECON A1h 00h	SBUF 99h 00h		89h 89h SP	81h
28 1Ch R4 data space 27 1Bh R3 26 1Ah R2 25 19h R1 28 1Ch R4 data space 3FFh (page 1023)	FFFFFFh ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	SPICON F8h 05h	B Foh 00h	I2CCON E8h 00h	ACC E0h 00h ADCSTAT	PSW 00h	T2CON C8h 00h	WDCON C0h 10h	B 8h 00h	Boh FFh	A8h 00h P2 A0h FFh	SCON 98h 00h	90h FFh	S 8	80h FFh
24 18h R0 23 17h R7 22 16h R6 21 15h R5		SPR0 o		lzci o			CAP2 OBh OBh	WDWR COh 0	PX0 0 BBh	ᄝᅟᆘᇶ	0 -			<u>-</u> ∥	-
21 15h R5 20 14h R4 19 13h R3 18 18 12h R2 17 11h R1 20 000h (page 0) E		SPR1 S	F1h 0 F0h	12CTX E9h 0 E8	E1h 0	F1 0 D0h	CNT2	WDE C1h 0	PT0 89h 0	ET0	A9h 0 A1h 1		T2EX 90h 1	88h 0 88l	81h 1 80h
16 10h R0 15 0Fh R7 14 0Eh R6 RAM & SFRS		OL CPHA	0 F2h 0	CM I2CRS 0 EAh 0	E2h ERR1	_	0 CAh 0		0	1 BZh T	0 AAh 0	8 RB8	1 924	0 8Ah	1 82h 1
13 0Dh R5 12 0Ch R4 11 0Bh R3 10 0Ah R2	CFG84x.0=1 CFG84x.0=0 internal data external data	SPIM CPOL	F4h 0 F3h	MDI I2C ECh 0 EBh			TCLK EXEN2	PRE0 WDIR	0	ဝ ဖြစ	0 -	REN TB8 9Ch 0 9Bh	1 93h	2	84h 1 83h
9 09h R1 8 08h R0 7 07h R7 6 06h R6	2kB (16MB addressable)	SPE FDh 0	0	MCO 0 EDh 0	E5h 0	0 0	CDh 0	PRE1 C5h 0	PT2 BDh 0	ET2	0 ADh 0 A5h 1	0 9Dh 0 90	-	0 4g	1 85h 1 84
5 05h R5 4 04h R4 3 03h R3 2 02h R2		ISPI WCOL	0 F6h	MDO MDE	0 E6h	AC Deh	F2 EXF2	₹E3	0	RD 1 BGh	0 AEh 1 A6h	SM0 SM1	- 1 9eh	∑	1 86h
1 01h R1 0 00h R0		₩ £	KE		mnemon		hese I	الـــــا	e contai	ned in th	nis byte		nemon		87h
lower RAM details	SFR details	* calibr	ration o		addres eset valu nts are pre	ss → F9	0	F8h	_0	F8h	04h	J ~	set val	ue	

ADCMODE ADC Mode register	T3CON
ADCMODE.6 60Hz reject filter enable (0=disable) primary ADC enable bit (0=disable) ADCMODE.4 auxiliary ADC enable bit (0=disable) ADCMODE.3 chop mode disable bit (1=disable) ADCMODE.2 ADC mode bits:	T3CON.7 T3CON.2
ADCMODE.4 auxiliary ADC enable bit (0=disable) ADCMODE.3 chop mode disable bit (1=disable)	T3CON.1 T3CON.0
ADCMODE.3 chop mode disable bit (1=disable) ADCMODE.2 ADC mode bits: ADCMODE.1 foff. idle. single-cony. continuous-cony.	T3FD
ADCMODE.0 zero-cal, fs-cal, sys-zero-cal, sys-fs-cal]	T3FE
ADCSTAT ADC Status register RDY0 ADC0 ready indicator flag	CHIPID
RDY0 ADC ready indicator flag RDY1 ADC status register RDY1 ADC1 ready indicator flag CAL calibration start control bit (set to begin cal) NOXREF no external reference flag (only valid if ADC active) reference ADC every flag (incricates see set it is channed)	CFG84
	CFG84x.7 CFG84x.0
ADC0CON1 ADC0 Control register #1	WDCO PRE3
ADC0CON1.7 buffer configuration bits: ADC0CON1.6 [00=buffered, 10=unbuffered, others reserved] ADC0CON1.5 unipolar select bit (0=bipolar)	PRE2 PRE1
ADC0CON1.5 unipolar select bit (0=bipolar) ADC0CON1.2 range select bits: ADC0CON1.1 [±20mV, ±40mV, ±80mV, ±160mV,	PRE0 WDIR
ADC0CON1.2 range select bits: ADC0CON1.1 [±20mV, ±40mV, ±80mV, ±160mV, ADC0CON1.0 ±320mV, ±640mV, ±1.28V, ±2.56V]	WDS WDE
ADC0CON2 ADC0 Control register #2	PSMC
ADC0CON2.7 reference select bits ADC0CON2.6 [internal, REFIN pins, REFIN2 pins, reserved] ADC0CON2.3 channel select bits	PSMCON.
ADC0CON2.3 channel select bits ADC0CON2.2 [1-COM, 2-COM, 3-COM, 4-COM, 5-COM, ADC0CON2.1 6-COM, 7-COM, 8-COM, 9-COM, 10-COM, ADC0CON2.0 1-2, 3-4, 5-6, 7-8, 9-10, COM-COM]	PSMCON.
ADCOCON2.0 1-2, 3-4, 5-6, 7-8, 9-10, COM-COM]	PSMCON:
ADC1CON ADC1 Control register ADC1CON.6 REFIN select bit (0=internal reference)	PSMCON. PSMCON. PSMCON. PSMCON. PSMCON.
ADC1CON.5 unipolar select bit (0=bipolar) ADC1CON.2 channel select bits ADC1CON.2 [1-COM, 2-COM, 3-COM, 4-COM, 5-COM,	SP
ADC1CON-5 ADC1CON-5 ADC1CON-5 ADC1CON-3 ADC1CON-2 ADC1CON-2 ADC1CON-1 ADC1CO	SPH
ADC1CON.0 1-2, 3-4, 5-6, 7-8, tempsens, COM-COM] SE Sync Filter Register:	IE I
SF Sync Filter Register:	EA 6
OFOH,OFOM,OFOL ADC0 offset coefficient	ET2 4
OF1H,OF1L ADC1 offset coefficient	I EX1 6
GN0H,GN0M,GN0L ADC0 gain coefficient	ETO 6
GN1H,GN1L ADC1 gain coefficient	IEIP2
ADC0H,ADC0M,ADC0L ADC0 data	IEIP2.6 p IEIP2.5 p IEIP2.4 p IEIP2.3 (
ADC1H,ADC1M,ADC1L ADC1 data	IEIP2.3 (IEIP2.2 6
ICON Current Source Control Register	IEIP2.2 6 IEIP2.1 6 IEIP2.0 6
	IP I
ICON.6	PADC p
ICON.1 IEXC2 enable bit (0=disable) ICON.0 IEXC1 enable bit (0=disable)	PT2 PS PT1 PX1
	PT0 p
DACCON.4 DAC pin select bit ([=0-DAC pin, 1=AINCOM pin) DACCON.3 DACCON.2 DACCON.2 DACCON.1 Clear DAC ((=0V, 1=normal operation) DACCON.0 PowerPown DAC (0=0V, 1=normal operation)	TMOD
DACCON.1 Clear DAC (0=0V, 1=normal operation) DACCON.0 PowerDown DAC (0=off, 1=on)	TMOD.3/.7 TMOD.2/.6 TMOD.1/.5
DACH,DACL DAC data registers	TMOD.1/.5 TMOD.0/.4 (upper n
PLLCON PLL Control register	(upper n
PLLCON.7 cascillator powerdown control bit (D=XTAL on) PLLCON.8 PLLCON.9 PLL lock indicator flag (0=out of lock) PLLCON.9 Tast interrupt control bit (0=norma) PLLCON.2 "Tast interrupt control bit (0=norma) PLLCON.2 "Tast interrupt control bit (0=norma)	TF1 TR1
PLLCON.4 returns state of EA pin latched at power-up PLLCON.3 "fast interrupt" control bit (0=normal) PLLCON.2 3-bit clock divider value, "CD" (default=3):	TR1 TF0 TR0
PLLCON.2 3-bit clock divider value, "CD" (default=3): PLLCON.1 F _{CORE} = 12,582,912Hz / 2 ^{CD}	IE1 e
TIMECON Time Interval Counter Control Register	IEO 6
TIMECON.6 24-hour mode select (0=0255hour, 1=023hour) TIMECON.5 INTVAL timebase select bits	TH0,TL
TIMECON.5 INTVAL timebase select bits TIMECON.4 [128th see, seconds, minutes, hours] TIMECON.3 ingle time interval control bit (0-reloadArestart) TIMECON.2 time interval interrupt bit, "TII TIMECON.1 time interval interrupt bit, "TII TIMECON.1 time interval interput bit (0-disable&clear) TIMECON.0 time clock enable bit (0-disable)	TH1,TL
TIMECON.2 time interval interrupt bit, "TII" TIMECON.1 time interval enable bit (0=disable&clear) TIMECON.0 time clock enable bit (0=disable)	T2CON
INTVAL TIC Interval Register	TF2 6
HTHSEC TIC Elapsed 128th Second Register	RCLK r TCLK t EXEN2 6
SEC TIC Elapsed Seconds Register	TR2 r CNT2 t
MIN TIC Elapsed Minutes Register	CAP2 c
HOUR TIC Elapsed Hours Register	TH2,TL
ECON Data Flash/EE comand register 01h READ page 81h READ byte	RCAP2
01h READ page 81h READ byte 02h PROGRAM page 82h PROGRAM byte 04h VERIFY page 0Fh EXIT ULOAD mode 05h ERASE page Fh ENTER ULOAD mode	P0 1
06h ERASE ALL (all others reserved)	P1 F
EADRH, EADRL Data Flash/EE address registers	T2 t
EDATA1,EDATA2,EDATA3,EDATA4	
Data Flash/EE data registers	P3 F
SPICON SPI Control register ISPI SPI interrupt (set by hardware at end of SPI transfer)	WR 6
WCOL write collision error flag	TO t
SPIM master mode select (0=sclave) CPOL clock polarity select (0=SCLK idles low)	INT1 6 INT0 6 TxD 5 RxD 5
SPR1 SPI bitrate select bits	SCON
SPR0 bitrate = F _{CORE} / [2,4,8,16] (slave: SPR0=SS) SPIDAT SPI Data register	SM0 UA SM1 0
I2CCON I ² C Control register	SWIT C
MDO master mode SDATA output bit	SM2 in r
MDO master mode SDATA output bit MDE master mode SDATA output enable (0=disable)	SM2 in r REN rec TB8 in r
MDO master mode SDATA output bit MDE master mode SDATA output enable (0=disable) MCO master mode SCLK output bit MDI master mode SDATA input bit I2CM master mode select bit (0=slave mode)	REN rec TB8 in r RB8 in r TI trar
MDD master mode SDATA output bit MDE master mode SDATA output enable (0=disable) master mode SCLTA output enable (0=disable) master mode SCLTA output bit model master mode SDATA input bit MDE model	REN rec TB8 in r RB8 in r
MDO master mode SDATA output bit MDE master mode SDATA output enable (0=disable) MCO master mode SCLK output bit MDI master mode SDATA input bit I2CM master mode select bit (0=slave mode)	REN rec TB8 in r RB8 in r TI tran RI rec
MDD master mode SDATA output bit mode MDE MDE master mode SDATA output master mode SDATA output master mode SCLK output bit master mode SCLK output bit master mode SDATA input bit master mode select bit (0=slave mode) select bit (0=slave mode) select bit (0=slave mode) select bit (1=slave mode) select b	REN rec TB8 in r RB8 in r TI trar RI rec SBUF
MDO master mode SDATA output bit MDC master mode SDATA output entable (0°-disable) MDC master mode SDATA output entable (0°-disable) MDC master mode SDATA input bit JCCNE master mode select bit (0°-slave mode) JCCNE mode select bit (0°-slave m	REN rec TB8 in r RB8 in r TI trar RI rec SBUF PCON PCON.7 c PCON.4 c
MDO master mode SDATA output bit MDC master mode SDATA output entable (0°-disable) MDC master mode SDATA output entable (0°-disable) MDC master mode SDATA input bit JCCNE master mode select bit (0°-slave mode) JCCNE mode select bit (0°-slave m	REN rec TB8 in r RB8 in r RB8 in r TI trar RI rec SBUF PCON PCON.7 c PCON.3 c PCON.3 c PCON.2 c
MDO master mode SDATA output bit MDC master mode SDATA output entable (0°-disable) MDC master mode SDATA output entable (0°-disable) MDC master mode SDATA input bit JCCNE master mode select bit (0°-slave mode) JCCNE mode select bit (0°-slave m	REN rec TB8 in r TI trat TB TB TB TB TB TB TB T
MDO master mode SDATA output bit MDC master mode SDATA output entable (0°-disable) MDC master mode SDATA output entable (0°-disable) MDC master mode SDATA input bit JCCNE master mode select bit (0°-slave mode) JCCNE mode select bit (0°-slave m	REN rec TB8 in r TI trac TB8 in r TE TB9
MDO master mode SDATA output bit MDC master mode SDATA output entable (0-disable) MDC master mode SDATA output entable (0-disable) MDC master mode SDATA input bit MDC master mode selbe titl (0-disabre mode) MDC master mode selbe titl (0-disabred, 1-single/var res, 1-disabre) MDC master mode SDATA output bit (0-disabred, 1-single/var res, 1-disabred, 1-single/var res, 1-disabred, 1-disabr	REN rec TB8 in r RB8 in r RB rec SBUF PCON.7 PCON.4 PCON.3 PCON.2 PCON.1 PCON.0 PSW CY AC FO
master mode SDATA output bit MDD master mode SDATA output enable (0-disable) MDD master mode SDATA output enable (0-disable) MDD master mode SDATA input bit master mode selber bit (0-disabre mode) MDD master mode selber bit (0-disabre mode) MDD master mode selber bit (0-disabre mode) MDD master mode SDATA input bit variantission direction status (0-RK,1-TX) MDD master mode SDATA input bit variantission direction status (0-RK,1-TX) MDD master registers MDD master mode SDATA output bit MDD master mode SDATA input bit MDD master mode SDATA output bit MDD master mode SDATA output bit MDD master mode SDATA input bit MDD	REN rec TB8 in r RB8 in r RB8 in r RB7 rec SBUF PCON.7 PCON.7 PCON.3 PCON.2 PCON.1 PCON.0 PSW CY AC F0 RS1
master mode SDATA output bit master mode SDATA output enable (0-disable) master mode SDATA output enable (0-disable) master mode SDATA input bit master mode selber til (0-disabre mode) transmission direction status (0-RK,1=TX) IZCADT, IZCADDT I*C slave Address registers IZCADT, IZCADDT I*C slave Address registers IZCADT, IZCADDT I*C slave Address registers IZCADT, IZCADT I*C Data register PWMCON 6 PVM mode bits (0-disabled, 1-single/var.res. PWMCON 3 PVM clock divide bits IX 1-16.41 PWMCON 1 PVM clock source bits (0-fixal)-fix-fix-fix-fix-fix-fix-fix-fix-fix-fix	REN rec TB8 in r RB8 in r RB8 in r RB8 in r RB rec SBUF PCON PC
MDD master mode SDATA output bit MDD master mode SDATA output enable (0-disable) MDI master mode SDATA output enable (0-disable) MDI master mode selbe till (0-disabre mode) MDI mode selbe (0-disabre mode) MDI master mode selbe (0-disabre mode) MDI mode selbe (0-disabre mode) MDI mode selbe (0-disa	REN rec
master mode SDATA output bit master mode SDATA output entable (0-disable) master mode SDATA output entable (0-disable) master mode SDATA input bit ICCR master mode selbe titl (0-disabre mode) ICCR serial port reside ICCR master mode selbe titl (0-disabre mode) ICCR serial interface interrupt ICCADD, ICCADD ICC slave Address registers ICCDAT ICC Data register ICCADD, ICCADD ICC slave Address registers ICCADT ICCADD, ICCADD ICC slave Address registers ICCADT ICCADD, ICCADD	REN FECTOR FOR THE FETTOR FOR FETTOR FOR THE FETTOR FOR THE FETTOR FOR THE FETTOR FOR FETTOR FOR FETTOR FOR FETTOR FOR FETTOR
master mode SDATA output bit master mode SDATA output entable (0-disable) master mode SDATA output entable (0-disable) master mode SDATA input bit master mode selber till (0-disabre mode) pwMCON PWM Control register pwMCON PWM Control register pwMCON PWM control red (1-disabred, 1-single/var.res, pwmCON) pwMCON PWMCON PWM Control red (1-disabred, 1-single/var.res, pwmCON) pwMCON PWMCON PWM Control red (1-disabred, 1-disabred, 1-disabred, 1-disabred, 1-disabred, 1-disabred, 1-disa	REN rec

```
Timer 3 Control register
                                                                                                                                                                                                                                                                                                                                                                Timer 3 baud rate enable (0=disable)
binary divide factor (DIV)
DIV = log[Fcore/(16-baudrate)] / log2
(rounded down)
                                                                                                                                                                                                                                                                                                                                                                                  Timer 3 Fractional Divider register
                                                                                                                                                                                                                                                                                                                                                  D = (2·F<sub>CORE</sub>) / (baudrate·2<sup>(DIV-1)</sup>) - 64
                                                                                                                                                                                                                                                                                                                                                D Chip ID Register (AX hex = ADuC845/7/8)
                                                                                                                                                                                                                                                                                                                                                  45/CFG847/CFG848 Config. Register
                                                                                                                                                                                                                                                                                                                                                                      extended stack-pointer enable (0=disable)
internal XRAM select (0=external XRAM)
                                                                                                                                                                                                                                                                                                                                                                        Watchdog Timer control register
                                                                                                                                                                                                                                                                                                                                                      watchdog limeout selection bits
0-7=[15.6,31.2,62.5,125,250,500,1000,2000]ms
8=0ms (immediate reset)
>8=reserved
                                                                                                                                                                                                                                                                                                                                                        >8=reserved
watchdog interrupt response bit
watchdog status flag (1 indicates watchdog timed
watchdog enable control (0=disabled)
watchdog write enable bit (set to enable write)
                                                                                                                                                                                                                                                                                                                                                  ON Power Supply Monitor control register
                                                                                                                                                                                                                                                                                                                                                CON Power Supply Monitor control register V Divos attack bit (#above / Ohelow tip point) V Divos attack bit (#above / Ohelow tip point) V Divos tip point select bits V Divos V Di
                                                                                                                                                                                                                                                                                                                                                                                 Stack Pointer High byte
                                                                                                                                                                                                                                                                                                                                                  Interrupt Enable register #1
                                                                                                                                                                                                                                                                                                                                                Interrupt Enable register #1
enable interrupts (0-sall interrupts disabled)
enable ADCI (ADC interrupt)
enable ADCI (ADC interrupt)
enable RITI (serial port interrupt)
enable TF1 (firmer1 overflow interrupt)
enable TF1 (serial port interrupt)
enable TF1 (serial port interrupt)
enable TF0 (firmer0 overflow interrupt)
enable TF0 (stermal interrupt 0)
                                                                                                                                                                                                                                                                                                                                                  Interrupt Enable/Priority register #2
                                                                                                                                                                                                                                                                                                                                                rition top: Cliaborn Horriny (legister #Z 
priority of TB interrupt (time interval) 
priority of FSMI interrupt (some supply monitor) 
priority of ISPI/IZCI interrupt (serial interface) 
(this bit must contain zero) 
(this bit must contain zero) 
enable PSMI interrupt (sower supply monitor) 
enable PSMI interrupt (sower supply monitor) 
enable ISPI/IZCI interrupt (serial interface) 
letters up Incentive interview.
                                                                                                                                                                                                                                                                                                                                                  Interrupt Priority register
                                                                                                                                                                                                                                                                                                                                                priority of ADCI (ADC interrupt)
priority of TF2/EXF2 (Timer2 overflow interrupt)
priority of RI/TI (serial port interrupt)
priority of TF1 (Timer1 overflow interrupt)
priority of TF1 (Timer1 overflow interrupt)
priority of IE1 (external interrupt 1)
                                                                                                                                                                                                                                                                                                                                                  priority of TF0 (Timer0 overflow int
priority of IE0 (external interrupt 0)
                                                                                                                                                                                                                                                                                                                                                                      Timer Mode register
                                                                                                                                                                                                                                                                                                                                               ITTHEY MODE REGISTER

1.7 gate control bit (0=ignore INTx)

1.5 counter/limer select bit (0=imer)

1.5 timer mode selecton bits

1.4 [13bit1, 15bit17(c, 8bit17(creload, 2x8bit1]

1.5 nibble = Timer1, lower nibble = Timer0)
                                                                                                                                                                                                                                                                                                                                                                    Timer Control register
                                                                                                                                                                                                                                                                                                                                               Timer Control register
Timer overflow flag (auto cleared on vector to ISR)
Timer of overflow flag (auto cleared on vector to ISR)
Timer on vector (or-flag), auto cleared on vector to ISR)
Timer on vector (or-flag), and vector to ISR)
IE1 type (0-level tig), reedge tig)
setmal INTO flag (auto cleared on vector to ISR)
IE0 type (0-level tig), reedge tig)
LE0 type (0-level tig), reedge tig)
                                                                                                                                                                                                                                                                                                                                                L1 Timer1 registers
                                                                                                                                                                                                                                                                                                                                                                             Timer2 Control register
                                                                                                                                                                                                                                                                                                                                               overflow flag
external flag
ex
                                                                                                                                                                                                                                                                                                                                                  capture/reload select (0=reload, 1=capture

L2 Timer2 register
                                                                                                                                                                                                                                                                                                                                               P2H.RCAP2L Timer2 Reload/Capture
                                                                                                                                                                                                                                                                                                                                                  Port0 register (also A0-A7 & D0-D7)
                                                                                                                                                                                                                                                                                                                                                  Port1 register (analog & digital inputs)
                                                                                                                                                                                                                                                                                                                                                    timer/counter 2 capture/reload trigger
timer/counter 2 external input
                                                                                                                                                                                                                                                                                                                                                    Port2 register (also A8-A15 & A16-A23)
                                                                                                                                                                                                                                                                                                                                                Port3 register
                                                                                                                                                                                                                                                                                                                                                external data memory read strobe
external data memory write strobe
timer/counter 1 external input
timer/counter 0 external input
external interrupt 1
external interrupt 0
serial port transmit data line
                                                                                                                                                                                                                                                                                                                                                  serial port transmit data line
serial port receive data line
Serial communications Control register
                                                                                                                                                                                                                                                                                                                                                I Serial communications Control re
ART mode control bits baud rate:
00 - 8bit shift register - Fcoxel/12
01 - 8bit UART - variable
10 - 9bit UART - Fcoxel/6(x2)
11 - 9bit UART - Fcoxel/6(x2)
11 - 9bit UART - Variable
modes 283, explored bit
modes 283, 9bit bit transmitting
modes 283, 9bit bit transmitting
ammit interrupt flag
                                                                                                                                                                                                                                                                                                                                                         Serial port Buffer register
                                                                                                                                                                                                                                                                                                                                                         Power Control register
                                                                                                                                                                                                                                                                                                                                                Grower Control register
double baud rate control
ALE disable (0=normal, 1=forces ALE high)
general purpose flag
general purpose flag
power-down control bit (recoverable with hard reset)
idle-mode control (recoverable with enabled interrupt)
                                                                                                                                                                                                                                                                                                                                                         Program Status Word
                                                                                                                                                                                                                                                                                                                                                        carry flag
auxiliary carry flag
general purpose flag 0
register bank select control bits
active register bank = [0,1,2,3]
overflow flag
general purpose flag 1
                                                                                                                                                                                                                                                                                                                                                        parity of ACC
                                                                                                                                                                                                                                                                                                                                                                                                                                      Data Pointer Page
                                                                                                                                                                                                                                                                                                                                                  OPL (DPTR) Data Pointer
                                                                                                                                                                                                                                                                                                                                                         Accumulator
                                                                                                                                                                                                                                                                                                                                                        auxiliary math register
DPCON.0 data pointer select [0=main, 1=shadow]
```