INSTRUCTION SET

Arithm	netic Operation	ons	byles	OSPERIOR
ADD	A,source	add source to A	1,2	12
ADD	A,#data	add source to A	2	12
ADDC	A,source	add with carry	1,2	12
ADDC	A,#data	add with carry	2	12
SUBB	A,source	subtract from A	1,2	12
SUBB	A,#data	with borrow	2	12
INC	Α		1	12
INC	source	increment	1,2	12
INC	DPTR *		1	24
DEC	Α		1	12
DEC	source	decrement	1,2	12
MUL	AB	multiply A by B	1	48
DIV	AB	divide A by B	1	48
DA	Α	decimal adjust	1	12

DA	А	uecimai aujusi	_ '	12
Data 1	Γransfer Ope	rations	byles	OS Perio
MOV	A,source		1,2	12
MOV	A,#data		2	12
MOV	dest,A	move source to destination	1,2	12
MOV	dest,source	to destination	1,2,3	24
MOV	dest,#data		2,3	12,24
MOV I	DPTR,#data16		3	24
MOVC	A,@A+DPTR	move from code memory	1	24
MOVC	A,@A+PC		1	24
MOVX	A,@Ri	move to/from data memory	1	24
MOVX	A,@DPTR		1	24
MOVX	@Ri,A		1	24
MOVX	@DPTR,A		1	24
PUSH	direct	push onto stack	2	24
POP	direct	pop from stack	2	24
XCH	A,source	exchange bytes	1,2	12
XCHD	A,@Ri	exchg low digits	1	12

	A,@Ri	exchg low digits	1	12
Progra	ım Branching	3	byles	OS Period
ACALL	addr11	call subroutine	2	24
LCALL	addr16	can subroutine	3	24
RET		return from sub.	1	24
RETI		return from int.	1	24
AJMP	addr11		2	24
LJMP	addr16		3	24
SJMP	rel	jump	2	24
JMP	@A+DPTR		1	24
JZ	rel	jump if A = 0	2	24
JNZ	rel	jump if A not 0	2	24
CJNE	A,direct,rel		3	24
CJNE	A,#data,rel	compare and	3	24
CJNE	Rn,#data,rel	jump if not equal	3	24
CJNE	@Ri,#data,rel		2	24
DJNZ	Rn,rel	decrement and	2	24
DJNZ	direct, rel	jump ii not zero	3	24
NOP		no operation	1	12

Legend				
Rn	register addressing using R0-R7			
direct	8bit internal address (00h-FFh)			
@Ri	indirect addressing using R0 or R1			
source	any of [Rn, direct, @Ri]			
dest	any of [Rn, direct, @Ri]			
#data	8bit constant included in instruction			
#data16	16bit constant included in instruction			
bit	8bit direct address of bit			
rel	signed 8bit offset			
addr11	11bit address in current 2K page			
addr16	16bit address			

* INC DPTR increments the 24bit value DPP/DPH/DPL

Logica	al Operations	3	byles	OS Deriods
ANL	A,source		1,2	12
ANL	A,#data	logical AND	2	12
ANL	direct,A	logical AND	2	12
ANL	direct,#data		3	24
ORL	A,source		1,2	12
ORL	A,#data	la sissi OD	2	12
ORL	direct,A	logical OR	2	12
ORL	direct,#data		3	24
XRL	A,source		1,2	12
XRL	A,#data	la sisal VOD	2	12
XRL	direct,A	logical XOR	2	12
XRL	direct,#data	1	3	24
CLR	Α	clear A to zero	1	12
CPL	Α	complement A	1	12
RL	Α	rotate A left	1	12
RLC	Α	through C	1	12
RR	Α	rotate A right	1	12
RRC	A	through C	1	12
SWAP	A	swap nibbles	1	12

Boole	an Variable I	Manipulation	byles	65 g
CLR	С	clear bit to zero	1	12
CLR	bit	clear bit to zero	2	12
SETB	С	set bit to one	1	12
SETB	bit	set bit to one	2	12
CPL	С		1	12
CPL	bit	complement bit	2	12
ANL	C,bit	AND bit with C	2	24
ANL	C,/bit	NOTbit with C	2	24
ORL	C,bit	OR bit with C	2	24
ORL	C,/bit	NOTbit with C	2	24
MOV	C,bit		2	12
MOV	bit,C	move bit to bit	2	24
JC	rel	jump if C set	2	24
JNC	rel	jmp if C not set	2	24
JB	bit,rel	jump if bit set	3	24
JNB	bit,rel	jmp if bit not set	3	24
JBC	bit, rel	imp&clear if set	3	24

ASSEMBLER DIRECTIVES

EQU DATA DATA (DATA BIT CODE DS DBIT DB	define symbol define internal memory symbol define indirect addressing symbol define external memory symbol define external memory symbol define program memory symbol reserve bytes of data memory reserve bits of bit memory store byte values in program memory	DW ORG END CSEG XSEG DSEG ISEG	store word val set segment le end of asseml select progran select externa select internal select indirect data memory select bit addr

alues in program memory location counter nbly source file am memory space al data memory space al data memory space ctly addressed internal space dressable memory space

PIN FUNCTIONS

1	56	P1.0 / ADC0 / T2	27.00 8 7 9 5 7 5 7 1 0
2	1	P1.1 / ADC1 / T2EX	
3	2	P1.2 / ADC2	
4	3	P1.3 / ADC3	39 2 38 2 38 2 38 2 38 2 38 2 38 2 38 2
5	4,5	AV _{DD}	56nin CSP 137 4 ADu C812 36 S
6	6,7,8	AGND	TOP VIEW 34 6 52nin POEP 34 15
7	9	Cref	11 (Hot to scale) 32 7 TOP VIEW 33 8
8	10	VREF	13 (not to scale)
9	11	DAC0	
10	12	DAC1	13 27 2
11	13	P1.4 / ADC4	
12	14	P1.5 / ADC5 / SS	4 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

_		
14	16	P1.7 / ADC7
15	17	RESET
16	18	P3.0 / RxD
17	19	P3.1 / TxD
18	20	P3.2 / INT0
19	21	P3.3 / INT1 / MISO
20	22	DVDD
21	23	DGND
22	24	P3.4 / T0
23	25	P3.5 / T1 / CONVST
24	26	P3.6 / WR
25	27	P3.7 / RD
26	28	SCLOCK / D0


13 15 P1.6 / ADC6

56 P1.0 / ADC0 / T2

- 2-	C°	
27	29	MOSI / D1
28	30	P2.0 / A8 / A16
29	31	P2.1 / A9 / A17
30	32	P2.2 / A10 / A18
31	33	P2.3 / A11 / A19
32	34	XTAL1 (in)
33	35	XTAL2 (out)
34	36	DV _{DD}
35	37,38	DGND
36	39	P2.4 / A12 / A20
37	40	P2.5 / A13 / A21
38	41	P2.6 / A14 / A22
39	42	P2.7 / A15 / A23

	40	43	ĒĀ
	41	44	PSEN
	42	45	ALE
	43	46	P0.0 / AD0
	44	47	P0.1 / AD1
	45	48	P0.2 / AD2
	46	49	P0.3 / AD3
	47	50	DGND
	48	51	DVDD
	49	52	P0.4 / AD4
	50	53	P0.5 / AD5
	51	54	P0.6 / AD6
	52	55	P0.7 / AD7

PROGRAM MEMORY SPACE (read only)



INTERRUPT VECTOR ADDRESSES

Interrupt Bit	Interrupt Name	Vector Address	Priority within Level
PSMCON.5	Power Supply Monitor Interrupt	43h	1
IE0	External Interrupt 0	03h	2
ADCI	End of ADC Conversion Interrupt	33h	3
TF0	Timer0 Overflow Interrupt	0Bh	4
IE1	External Interrupt 1	13h	5
TF1	Timer1 Overflow Interrupt	1Bh	6
ISPI	SPI Interrupt	3Bh	7
RI/TI	UART Interrupt	23h	8
TF2/EXF2	Timer2 Interrupt	2Bh	9



ADuC812

MicroConverter® Quick Reference Guide

a "Data Acquisition System on a Chip"

the ADuC812 is: ADC: 12bit, 5µs, 8channel, self calibrating 0.5LSB INL & 70dB SNR, ADC DMA mode

DAC: dual, 12bit, 15µs, voltage output <1LSB DNL

Flash/EEPROM: 8K bytes Flash/EE program memory 640 bytes Flash/EE data memory


microcontroller:

industry standard 8052 DC to 16MHz, up to 1.3MIPS, 32 I/O lines

other on-chip features: temperature sensor, power supply monitor, watchdog timer, flexible serial interface ports,

voltage reference





PRINTED IN U.S.A

decimal address	HEX		ı	_OWE	ER R	AM								
127	7Fh			1 .										
		Ger	neral Purpose Area	MSB address							LSB address			
48	30h			addre (bit addr				lresses)			add			
47	2Fh			7Fh	7Eh	7Dh	7Ch	7Bh	7Ah	79h	78h			
46	2Eh			77h	76h	75h	74h	73h	72h	71h	70h			
45	2Dh			6Fh	6Eh	6Dh	6Ch	6Bh	6Ah	69h	68h			
44	2Ch			67h							60h			
43	2Bh			5Fh	5Eh	5Dh	5Ch	5Bh	5Ah	59h	58h			
42	2Ah			57h	56h	55h	54h	53h	52h	51h	50h			
41	29h	Bit.	Addressable Area	4Fh	4Eh	4Dh	4Ch	4Bh	4Ah	49h	48h			
40	28h			47h	46h	45h	44h	43h	42h	41h	40h			
39	27h	-		3Fh	3Eh	3Dh	3Ch	3Bh	3Ah	39h	38h			
38	26h	-		37h	36h	35h	34h	33h	32h	31h	30h			
37	25h			2Fh	2Eh	2Dh	2Ch	2Bh	2Ah	29h	28h			
36	24h	-		27h	26h	25h	24h	23h	22g	21h	20h			
35	23h	1		1Fh	1Eh	1Dh	1Ch	1Bh	1Ah	19h	18h			
34	22h	-		17h	16h	15h	14h	13h	12h	11g	10h			
33	21h	-		0Fh	0Eh	0Dh	0Ch	0Bh	0Ah	09h	08h			
32	20h	D7		07h	06h	05h	04h	03h	02h	01h	00h			
31	1Fh	R7												
30	1Eh	R6		DATA MEMORY SPACE										
29	1Dh	R5	Bogistes											
28	1Ch	R4	Register Bank 3	(read/write area)										
27	1Bh	R3												
26	1Ah	R2												
25	19h	R1		OF	9Fh (page 159)									
24	18h	R0		91	" [Jage 15	9)=							
23	17h	R7		* * *										
22	16h 15h	R6 R5		640 bytes (160 pages) data Flash/EE										
20	14h	R4	Register											
19	13h	R3	Bank 2											
18	12h	R2			(accessible									
17	11h	R1		through SFRs) external data memory										
16	10h	R0												
15	0Fh	R7												
14	0Eh	R6		00	(page 0	/-				16MEG			
13	0Dh	R5		addressab										
12	0Ch	R4	Register					*	_					
11	0Bh	R3	Bank 1	FFh 128 bytes SFRs										
10	0Ah	R2			upper ŘAM (indirect (direct addressing									
9	09h	R1												
8	08h	R0				only)		only)						
7	07h	R7				28 byte								
6	06h	R6			lov	ver RA	.M							
5	05h	R5		(direct or indirect addressing) 000000h										
4	04h	R4	Register											
3	03h	R3	Bank 0											
2	02h	R2												
1	01h	R1												
0	00h	R0												
				er RAM etails	1				s	FR de	tails			

				SI	FR N	1AP	& RE	ESET	ΓVA	LUE	S	Ī	Ī	Ī	
(not used)	SPIDAT F7h 00h	ADCCON1 EFh 20h	(reserved)	PSMCON DFh DEh	(reserved)	(reserved)	(reserved)	EDATA4 BFh 00h	(not used)	(not used)	(not used)	(not used)	(not used)	(not used)	PCON
(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	EADRL C6h 00h	EDATA3 BEh 00h	(pesn jou)	(not used)	(pesn jou)	(pesn jou)	(pesn jou)	(pesn jou)	(reserved)
DACCON FDh 04h	ADCCON3 F5h 00h	(reserved)	(reserved)	(reserved)	(reserved)	TH2 CDh 00h	(reserved)	EDATA2 BDh 00h	(pesn tou)	(not used)	(pesn tou)	(pesn tou)	(pesn tou)	TH1 8Dh 00h	(reserved)
DAC1H FCh 00h	ADCOFSH ADCGAINL ADCGAINH ADCCON3 F2h '20h F3h '00h F4h '00h F5h 00h	(reserved)	(reserved)	(reserved)	DMAP D4h 00h	TL2 cch 00h	ETIM3 C4h C9h	EDATA1 BCh 00h	(pesn tou)	(not used)	(pesn tou)	(pesn tou)	(pesn tou)	TH0 8Ch 00h	DPP 94h
DAC1L FBh 00h	ADCGAINL F3h *00h	(reserved)	(reserved)	(reserved)	L DMAH 00h D3h 00h	RCAP2H CBh 00h	(not used)	ETIM2 BBh 04h	(pesn tou)	(not used)	(pesn tou)	(reserved)	(pesn tou)	TL1 00h 8Bh 00h	DPH
JL DACOH 00h FAh 00h	ADCOFSH F2h *20h	(reserved)	(reserved)	ADCDATAH DAh 00h	DMAL D2h 00h	RCAP2L CAh 00h	(pesn tou)	ETIM1 BAh 52h	(not used)	(not used)	(not used)	(reserved)	(not used)	D TL0 00h 8Ah 00h	DPL
DACC F9h	ADCOFSL F1h *00h	(reserved)	(reserved)	ADCDATAL D9h 00h	(reserved)	(beviesen)	(pesn tou)	ECON B9h 00h	(not used)	IE2 A9h 00h	(not used)	SBUF 99h 00h	(not used)	TMO 89h	SP 07h 82h
SPICON F8h 00h	_ B _F0h 00h	DCON E8h 00h	ACC E0h 00h	ADCCON2 D8h 00h	PSW D0h 00h	T2CON C8h 00h	WDCON C0h 00h	- IP - B8h 00h		IE _A8h 00h	P2 A0h FFh	SCON 98h 00h	P1 _90h FFh	TCON 88h 00h	- PO
X	\overline{A}	X	otin	\overline{A}	\overline{A}	X	\overline{A}	\overline{A}	\overline{A}	X	\overline{A}	\overline{A}	\overline{A}	\overline{A}	$\sqrt{}$
SPR0 0 F8h 0	0 F0h 0	0 E8h 0	0 E0h 0	0 CS0 0	0 DOh 0	CAP2 Cah	O CON O	0 B8h 0	1 Boh 1	0 A8h 0	1 A0h 1	0 98h O	1 T2 1	0 1TO 0	1 80h
SPR1	гħ	E9h	E1h	CS1	D1h	CNT	WDS C1h	PT0 _{B9h}	TXD B1h	ET0 A9h	A1h	T 466	T2EX 91h	IE0	81h
CPHA FAh	F2h 0	EAh 0	E2h 0	CS2 DAh 0	OV DZh 0	TR2	WDR2 czh 0	PX1 BAh 0	INTO 1	EX1	A2h 1	RB8 9Ah 0	92h 1	IT1 8Ah 0	82h 1
CPOL FBh 0	F3h 0	DOEN EBh 0	E3h 0	CS3 DBh 0	RS0	EXEN2 cBh o	WDR1	PT1 BBh 0	INT1 B3h	ET1 ABh 0	A3h 1	TB8 0	93h 1	IE1 88h 0	83h 1
SPIM FCh 0	F4h 0	ECh 0	E4h 0		0 D4h 0		0	PS 0 I	T0 +84	တ္	-	REN 9Ch 0	-	TR0 8Ch 0	-
SPE 0 FG	0	00	0		ᇛᅵ	RCLK o	PRE0 S5h 0 C4h	T2 0	Ε-	ET2 E	h 1 A4h	SM2 9Dh 0 9C	h 1 94h	F0 0 8(h 1
WCOL FE	F6h 0 F5h	D1EN EEh C	E6h 0 E5h	DMA CCC	AC Posh	EXF2 R	PRE1 PR	PADC P	WR 1 B5h	EADC E	A6h 1 A5h	SM1 Seh 0 9D	3h 1 95h	TR1 T	3h 1 85h
ISPI V	F7h 0 F6	D1 EFh 0 EF	E7h 0 E6	ADCI DFh 0 DI	CY 0 De	TF2 I	PRE2 F	PSI PBFh 0 BF	RD 1 B6	EA B	A7h 1 A6	SM0 He	97h 1 96h	TF1 8Fh 0 8E	87h 1 86h
these bits are contained in this byte mnemonic SPR1 SPR0 address F9h 0 F9h 0 F8h 00h reset value address address										this b	oyte ON	← m	nnemo	nic	

* calibration coefficients are preconfigured at power-up to factory calibrated values

SFR DESCRIPTIONS

SFR DESC	RIPTIONS						
ADCCON1 ADC Control register #1 ADCCON1-7 ADC power control bits plant norm subteshids, autostby) ADCCON1-6 ADCCON1-6 ADCCON1-6 ADCCON1-7 ADCCON1-1 ADC Control register #2 ADCCON1-1 AD	IE Interrupt Enable register #1 EA enable inturrupts (li-all inturrupts disabled) EADC enable ADC (IADC interrupt) ET enable ADC (IADC interrupt) ET enable ET (IADC interrupt) ET enable ET (IT (Imer1 overflow interrupt) ET enable ET (Imer1 interface interrupt) ET enable ET (Imer1 interface) ET enable ET (Imer1 overflow interrupt) ET enable ET (Imer1 overflow interrupt)						
ADCOFSH ADCOFSL calibration coefficients ADCOFSH ADCOFSL calibration coefficients	IT1 li=1 type (0=level trig, 1=edge trig) IE0 external INTO flag (auto cleared on vector to ISR) IT0 IE0 type (0=level trig, 1=edge trig) TH0,TL0 Timer0 registers						
DACCON DAC Control register	TH1,TL1 Timer1 registers T2CON Timer2 Control register IF2 overflow file control register IF2 external flag RCK2 receive clock enable (0=Timer1 used for RxD clk) RCK2 receive clock enable (0=Timer1 used for TxD clk) EXENX2 receive flock enable (0=Timer1 used for TxD clk) EXENX2 receive flock enable (0=Timer1 used for TxD clk) IR2 receive flock enable (0=Stop, 1=run) CXT2 timer/counter select (0=timer, 1=counter) CAP2 capture/reload select (0=reload, 1=capture)						
DACOH,DACOL DACO data registers ECON Data Flash/EE comand register	TH2,TL2 Timer2 register RCAP2H,RCAP2L Timer2 Reload/Capture						
01h READ page oth VERIFY page Oth PROGRAM page 05h ERASE page 03h (reserved) 05h ERASE page 03h (reserved) 05h ERASE ALL EADRL Data FlashVEE address register EDATA1,EDATA2,EDATA3,EDATA4 Data FlashVEE data registers	P0 Port0 register P1 Port1 register T2EX timer/counter 2 capture/reload trigger T2 timer/counter 2 external input P2 Port2 register						
ETIM1,ETIM2,ETIM3 Flash/EE timing regs SPICON SPI Control register ISPI SPI inturrupt (set at end of SPI transfer) wird (COL) with collision error flag SPE SPI enable (IP-DCON enable, 1-SPI enable) olock polarity select (IP-SCLK kildes low) clock polarity select (IP-SCLK kildes low) clock phase select (IP-seading edge latch) SPI bitrate select bits SPR0 bitrate = Fosc (I-8, 8, 32, 64) SPIDAT SPI Data register	P3 Port3 register RD external data memory read strobe WR external data memory write strobe T1 imericounter 1 external input T0 timericounter 0 external input INT1 external interrupt 1 INT0 external interrupt 1 TD berial port transmit data line RxD serial communications Control register SMO UART mode control bits baud rate: SM1 00 Bits fulfit register - Fosc/120 11 - Bits UART - TimerOverflowRate/32(x2) 10 - Bits UART - Fosc/84(x2)						
DCON D0 & D1 Control register (enabled if SPE=0, see SPICON register above) D1 D1 output bit D1EN D1 output bit D0 D0 output bit D0EN D0 output bit D0EN D0 output bit D0EN Watchdog Timer control register	11 - 88 U.N.F. TimerOverflowRate/32/c/. SMZ in modes 28.3 enables TimerOverflowRate/32/c/. REN receive enable control bit. T88 in modes 28.3, 9th bit received I transmitted I transmitted I transmitted I transmitted I transmitterrupt flag RI receive interrupt flag SBUF Serial port Buffer register						
PRE2 watchdog timeout selection bits streed-up to 18,264,128,256,512,1024,2048]ms watchdog timeout-eff.03,264,128,256,512,1024,2048]ms watchdog timer effects bits set sequentially to refresh watchdog watchdog enable PSMCON Power Supply Monitor control register PSMCON Power Supply Monitor control register PSMCON Power Supply Monitor control register PSMCON Septimental (1 enabled 19, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18	PCON Power Control register PCON-7 double baud rate control PCON-3 ALE disable (0-normal, 1=forces ALE high) PCON-3 general purpose flag PCON-1 power-down control bit (recoverable with hard reset) PCON-1 power-down control bit (recoverable with hard reset) PCON-1 power-down control in (recoverable with enabled interrupt) PSW Program Status Word CY carry flag AC auxiliary carry flag F0 general purpose flag 0 R81 register bank select control bits R85 active register bank = [0,1,2,3] OV overflow flag F1 general purpose flag 1 P general purpose flag 1 P perly of ACC						
	DPP Data Pointer Page DPH,DPL (DPTR) Data Pointer ACC Accumulator B auxiliary math register						