BIG MEMORY BIG MEMORY

INSTRUCTION SET

direct

#data

bit

Legend

register addressing using R0-R7

indirect addressing using R0 or R1 any of [Rn, direct, @Ri]

8bit constant included in instruction

11bit address in current 2K page

gical XOR

clear A to zero

rotate A left

1,2 12

3 24

1,2 12

2 12

3 24

1,2 12

2 12

2 12

3 24

1 12

12

2 12

2 12

2 12

#data16 16bit constant included in instruction

8bit direct address of bit

INC DPTR increments the 24bit value DPP/DPH/DPL

signed 8bit offset

addr16 16bit address

Logical Operations

A,source

A,#data

direct.A

A,source

A,#data

direct,A

A,source

A,#data

direct,A

direct.#data

direct.#data

direct,#data

8bit internal address (00h-FFh)

Arithr	netic Opera	tions	tyles	OS period
ADD	A,source	add source to A	1,2	12
ADD	A,#data	add source to A	2	12
ADDC	A,source	add with carry	1,2	12
ADDC	A,#data	add with carry	2	12
SUBB	A,source	subtract from A	1,2	12
SUBB	A,#data	with borrow	2	12
INC	Α		1	12
INC	source	increment	1,2	12
INC	DPTR *		1	24
DEC	Α	decrement	1	12
DEC	source	decrement	1,2	12
MUL	AB	multiply A by B	1	48
DIV	AB	divide A by B	1	48
D.4	٨	design of a disease	4	40

DIV	AB	divide A by B	1	48		ANL	A,s
DA	А	decimal adjust	_	12		ANL	Α,ŧ
Data 1	Transfer Op	erations	byles	OS Peric	, S	ANL	dir
MOV	A,source		1,2	12		ANL	dir
MOV	A,#data		2	12		ORL	A,s
MOV	dest,A	move source to destination	1,2	12		ORL	Α,
MOV	dest,source	to destination	1,2,3	24		ORL	dir
MOV	dest,#data		2,3	12,24		ORL	dir
MOV [OPTR,#data16		3	24		XRL	A,s
MOVC	A,@A+DPTR	move from	1	24		XRL	Α,
MOVC	A,@A+PC	code memory	1	24		XRL	dir
MOVX	A,@Ri		1	24		XRL	dir
MOVX	A,@DPTR	move to/from	1	24		CLR	Α
MOVX	@Ri,A	data memory	1	24		CPL	Α
MOVX	@DPTR,A		1	24		RL	Α
PUSH	direct	push onto stack	2	24		RLC	Α
POP	direct	pop from stack	2	24		RR	Α
XCH	A,source	exchange bytes	1,2	12		RRC	Α
XCHD	A,@Ri	exchg low digits	1	12		SWAP	Α

Program Branchi ACALL addr11 LCALL addr16	ng	byles	OS period
			- 4
LCALL addr16		2	24
	can subroutine	3	24
RET	return from sub.	1	24
RETI	return from int.	1	24
AJMP addr11		2	24
LJMP addr16		3	24
SJMP rel	jump	2	24
JMP @A+DPTR		1	24
JZ rel	jump if A = 0	2	24
JNZ rel	jump if A not 0	2	24
CJNE A,direct,rel		3	24
CJNE A,#data,rel	compare and	3	24
CJNE Rn,#data,rel	equal	3	24
CJNE @Ri,#data,rel		3	24
DJNZ Rn,rel	decrement and jump if not zero	2	24
DJNZ direct, rel	junip ii not zero	3	24
NOP	no operation	1	12

k	2	24		RLC	Α	through C	1	12
	2	24		RR	Α	rotate A right	1	12
s	1,2	12		RRC	Α	through C	1	12
ts	1	12		SWAP	Α	swap nibbles	1	12
	byles	oSperio	85	Boole	an Variable	Manipulation	byles	os perio
	2	24		CLR	С	clear bit to zero	1	12
	3	24		CLR	bit	clear bit to zero	2	12
э.	1	24		SETB	С	set bit to one	1	12
	1	24		SETB	bit	Set Dit to one	2	12
	2	24		CPL	С	complement bit	1	12
	3	24		CPL	bit	complement bit	2	12
	2	24		ANL	C,bit	AND bit with C	2	24
	1	24		ANL	C,/bit	NOTbit with C	2	24
	2	24		ORL	C,bit	OR bit with C	2	24
)	2	24		ORL	C,/bit	NOTbit with C	2	24
	3	24		MOV	C,bit	move bit to bit	2	12
	3	24		MOV	bit,C	IIIOVE DIL IO DIL	2	24
I	3	24		JC	rel	jump if C set	2	24
	3	24		JNC	rel	jmp if C not set	2	24
ı	2	24		JB	bit,rel	jump if bit set	3	24
0	3	24		JNB	bit,rel	jmp if bit not set	3	24
	1	12		JBC	bit, rel	jmp&clear if set	3	24

ASSEMBLER DIREC


EQU	define symbol	DW	store word
DATA	define internal memory symbol	ORG	set segme
IDATA	define indirect addressing symbol	END	end of ass
XDATA	define external memory symbol	CSEG	select pro
BIT	define internal bit memory symbol	XSEG	select exte
CODE	define program memory symbol	DSEG	select inte
DS	reserve bytes of data memory	ISEG	select indi
DBIT	reserve bits of bit memory		data mem
DB	store byte values in program memory	BSEG	select bit

11, 101	jinpadidai ii dat	•	
TIVES			
set segmer end of asse select prog select exter select inter select indire data memo	values in program tocation count embly source file ram memory mal data memory nel data memory ectly addressed ary space ddressable mem	er ace ry spa y spa interr	ace ce nal

PIN FUNCTIONS MOER CSR 1 56 P1.0 / T2 / PWM0 P1.1 / T2EX / PWM 9 3 2 P1.2 / IEXC1 / DAC 303104-2.5-08/02 4 3 P1.3 / lexc2 / AIN5 5 4,5 AVDD 56pin CSP TOP VIEW ADuC834 6 6,7,8 AGND 52pin MQFP (not to scale) 7 9 REFIN-**TOP VIEW** 8 10 REFIN+ (not to scale) 9 11 P1.4 / AIN1 10 12 P1.5 / AIN2 11 13 P1.6 / AIN3 12 14 P1.7 / AIN4 / DAC 13 15 SS 14 16 MISO 27 29 SDATA / MOSI 40 43 EA 41 44 PSEN 30 P2.0 / A8 / A16 15 17 RESET 16 18 P3.0 / RxD 29 31 P2.1 / A9 / A17 42 45 ALE 17 19 P3.1 / TxD 30 32 P2.2 / A10 / A18 43 46 P0.0 / AD0 18 20 P3.2 / INTO 33 P2.3 / A11 / A19 44 47 P0.1 / AD1 19 21 P3.3 / INT1 32 34 XTAL1 (in) 45 48 P0.2 / AD2 20 22 DVDD 33 35 XTAL2 (out) 46 49 P0.3 / AD3 21 23 DGND 47 50 DGND 34 36 DVDD 22 24 P3.4 / T0 / PWMclk 35 37,38 DGND 48 51 DVDD 23 25 P3.5/T1 36 39 P2.4 / A12 / A20 49 52 P0.4 / AD4 24 26 P3.6 / WR 37 40 P2.5 / A13 / A21 50 53 P0.5 / AD5 25 27 P3.7 / RD 38 41 P2.6 / A14 / A22 51 54 P0.6 / AD6 39 42 P2.7 / A15 / A23 52 55 P0.7 / AD7 26 28 SCLOCK

FFFFh (NOP instructions) F800h

CODE MEMORY SPACE



INTERRUPT VECTOR ADDRESSES

Interrupt Bit	Interrupt Name	Vector Address	Priority within Level
PSMCON.5	Power Supply Monitor Interrupt	43h	1
WDS	WatchDog Timer Interrupt	5Bh	2
IE0	External Interrupt 0	03h	3
RDY0/RDY1	End of ADC Conversion Interrupt	33h	4
TF0	Timer0 Overflow Interrupt	0Bh	5
IE1	External Interrupt 1	13h	6
TF1	Timer1 Overflow Interrupt	1Bh	7
ISPI/I2CI	SPI/I2C Interrupt	3Bh	8
RI/TI	UART Interrupt	23h	9
TF2/EXF2	Timer2 Interrupt	2Bh	10
TIMECON.2	Time Interval Counter Interrupt	53h	11

PRINTED IN U.S.A.



ADuC834

MicroConverter® **Quick Reference Guide**

a "Data Acquisition System on a Chip"

ADC: 24bit $\Sigma\Delta$ with programmable gain, the ADuC834 is: plus 16bit ΣΔ auxiliary ADC

DAC: 12bit, 15µs, voltage output, rail-to-rail <1LSB DNL

EEPROM: 62K bytes Flash/EE code memory 4K bytes Flash/EE data memory


microcontroller: industry standard 8052
32 I/O lines, programmable PLL clock (98KHz to 12.58MHz from 32KHz crystal)

other on-chip features: calibrated temperature sensor, power supply monitor, watchdog timer, flexible serial

interface ports, voltage reference, time interval counter, dual 8/16bit PWM, power-on-reset

REV. 0

FUNCTIONAL BLOCK DIAGRAM



www.analog.com/microconverter

BIG MEMORY **BIG MEMORY BIG MEMORY**

DATA MEMORY: RAM, SFRs, user Flash/EE (all read/write)

decimal address	HEX address			1	LOW	ER R	AM						
127	7Fh]								
		Gei	neral Pu Area	rpose	MSB address							LSB address	
48	30h				MS			(bit add	lresses)			LSB	
47	2Fh				7Fh	7Eh	7Dh	7Ch	7Bh	7Ah	79h	78h	
46	2Eh				77h	76h	75h	74h	73h	72h	71h	70h	
45	2Dh				6Fh	6Eh	6Dh	6Ch	6Bh	6Ah	69h	68h	
44	2Ch				67h	66h	65h	64h	63h	62h	61h	60h	
43	2Bh				5Fh	5Eh	5Dh	5Ch	5Bh	5Ah	59h	58h	
42	2Ah				57h	56h	55h	54h	53h	52h	51h	50h	
41	29h	Bit	Addres: Area	sable	4Fh	4Eh	4Dh	4Ch	4Bh	4Ah	49h	48h	
40	28h		Alcu		47h	46h	45h	44h	43h	42h	41h	40h	
39	27h	1			3Fh	3Eh	3Dh	3Ch	3Bh	3Ah	39h	38h	
38	26h				37h	36h	35h	34h	33h	32h	31h	30h	
37	25h				2Fh	2Eh	2Dh	2Ch	2Bh	2Ah	29h	28h	
36	24h				27h	26h	25h	24h	23h	22g	21h	20h	
35	23h				1Fh	1Eh	1Dh	1Ch	1Bh	1Ah	19h	18h	
34	22h				17h	16h	15h	14h	13h	12h	11g	10h	
33	21h				0Fh	0Eh	0Dh	0Ch	0Bh	0Ah	09h	08h	
32	20h	L			07h	06h	05h	04h	03h	02h	01h	00h	
31	1Fh	R7											
30	1Eh	R6											
29	1Dh	R5	Regi									_	\
28	1Ch	R4	ster	/		<u>D</u>	<u>ATA</u>	MEN	IORY	SPA	CE		
27	1Bh	R3	Register Bank 3				(re	ead/w	rite a	rea)			
26	1Ah	R2	- R 3										
25	19h	R1			_								
24	18h	R0		3F	Fh E(r	page 102	23)=			FFFF	FFh		
23	17h	R7			≈		≉				≉	:	2
22	16h	R6											
21	15h	R5	Regi			4K byte IK page							
20	14h	R4	ster			data							
19	13h	R3	Register Bank 2			Flash/E accessi		`					
18	12h	R2	F 2			through	h						
17	11h	R1	1			SFRs))				$\overline{}$		
16	10h	R0						7	FFh [\rightarrow		
15	0Fh	R7		00	0h <u> </u>	page 0) =					プ	
14	0Eh	R6							~ ≈		γ	5	-
13	0Dh	R5	Regi					1					
12	0Ch	R4	Register Bank	FFI	1 []					FG834.	0=1	CFG834.0)=0
11	0Bh	R3	Ba		! 12	8 bytes er RAI	M .	SFRs		interna	al l	externa	ı
10	0Ah	R2	롯		(iı	ndirect	add	direct dressin	a	XRAN		XRAM	
9	09h	R1				dressing only)		only)		2K byte	es	(16M byt	es
8	08h	R0								Livioye		addressal	
7	07h	R7				8 bytes							
6	06h	R6	1			irect or							

(direct or

indirect

addressing)

SFR details

R6

R5

R4 04h 03h R3

02h R2

01h R1 R0 00h

Register Bank 0

lower RAM

SFR MAP & RESET VALUES

				SI	-K IV	IAL	αΝι	_SE	ı va	LUE	.3				
(reserved)	SPIDAT F7h 00h	(reserved)	(reserved)	PSMCON DFh DEh	PLLCON D7h 03h	(reserved)	READRH 00h C6h 00h	EDATA4 BFh 00h	SPH B7h 00h	ON CFG834 00h AFh 00h	AL DPCON 00h A7h 00h	(reserved)	(reserved)	(reserved)	PCON 87h 00h
(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	EADRL C6h 00h	EDATA3 BEh 00h	(reserved)	PWMCON AEh 00h	R INTVAL 00h A6h 00h	T3CON 9Eh 00h	(reserved)	(reserved)	(reserved)
CH DACCON	(reserved)	GN1H* EDh ~59h	OOh E5h 80h	1L ADC1H 00h DDh 00h	ICON 45h D5h 00h	2 TH2 00h CDh 00h	(reserved)	EDATA2 BDh 00h	(reserved)	(reserved)	HOUR 00h A5h 00h	T3FD 9Dh 00h	(reserved)	0 TH1 00h 8Dh 00h	(reserved)
L DACH	(reserved)	GN0H* GN1L* GN1H* EBh ~53h ECh ~9Ah EDh ~59h	H OF1L 80h E4h 00h	O	OOh D4h 45h	1 50	(reserved)	EDATA1 BCh 00h	PWM1H B4h 00h	(reserved)	00h A4h 00h	(not used)	(reserved)	1 TH0 00h 8Ch 00h	DPP 00h 84h 00h
DACL FBh 00h	(not used)		M OF0H 00h E3h 80h	JL ADC0M ADC0H AD 00h DAh 00h DBh 00h DCh	O7h D3h 00h	RCAP2H CBh 00h	(reserved)	(reserved)	PWM1L B3h 00h	(reserved)	EC SEC 00h A3h 00h	I2CADD 9Bh 55h	(reserved)	00h 88h 00h	. DPH .00h 83h 00h
(reserved)	(reserved)	GNOM* EAh ~55h	OF0M 00h E2h 00h	ADC0M DAh 00h	ADCMODE ADCOCON ADC1CON D1h 00h D2h 07h D3h 00h	RCAP2L CAh 00h	CHIPID C2h 2Xh	(reserved)	PWM0H B2h 00h	(reserved)	HTHS A2h	I2CDAT 9Ah 00h	(reserved)	D TL0 00h 8Ah 00h	DPL 07h 82h 00h
(reserved)	(reserved)	GN0L* E9h ~55h	OOh E1h 00h	ADC(/ ADCMODE 00h D1h 00h	(reserved)	(reserved)	ECON B9h 00h	PWM0L FFh B1h 00h	IEIP2 00h A9h A0h	TIMECON FFh A1h 00h	SBUF 99h 00h	(reserved)	TMO	SP FFh 81h 07h
SPICON F8h 04h	- B F0h 00h	- I2CCON E8h 00h	- ACC EOh 00h	ADCSTAT D8h 00h	PSW D0h	_ T2CON C8h 00h	WDCON COh 10h	- IP B8h 00h	- P3 B0h FFh	- IE A8h 00h	- P2 A0h FFh	SCON 98h 00h	- P1 90h FFh	TCON 88h 00h	- P0 80h FFh
\mathcal{T}	$ \sqrt{} $	$ \sqrt{} $	$ \sqrt{} $	$ \sqrt{} $	$ \sqrt{} $	$ \sqrt{} $	$ \sqrt{} $	$\sqrt{}$	$\sqrt{}$	$ \sqrt{} $	\bigwedge	$\sqrt{}$	$\sqrt{}$	$ \sqrt{} $	$ \sqrt{} $
SPR0 F8h 0	F0h 0	12CI E8h 0	E0h 0	D8h 0	D 0	CAP2	WDWR COh 0	PX0 88h 0	RXD 1	A8h 0	A0h 1	R 98h 0	T2	1 T0	80h 1
SPR1 F9h 0	F1h 0	I2CTX E9h 0	E1h 0	D9h 0	D ₁ 0	CNT2 C9h 0	O Cth O	PT0 89h 0	TXD RX	ET0 A9h 0	A1h 1	0 H66	T2EX T 90h	IE0 89h 0	1 81h 1 80h
CPHA FAh	0 F2h 0	I2CRS EAh 0	0 E2h 0	ERR1 DAh 0	0V	TR2	WDS	PX1 BAh 0	INT0 BZh 1	0 AAh 0	A2h 1	RB8 0 9Ah 0	92h 1	0 8Ah 0	1 82h 1
O FBh O	F3h	I2CM EBh 0	E3+	REF ERRO 0 DBh 0	RSO D3h 0	EXEN2	REO WDIR	PT1 BBh 0	B3h 1	ABh C	A3h 1	TB8	93h 1	88 BH	
<u>ශ</u> ව්	£	MDI ECh 0	E4	Š Š	% ⁴	传향	<u>~</u> 4 8	- S	T0	ACh 0	1 A4h 1 A3h	REN 9Ch 0	1 94h 1 8	TR0 8Ch 0	1 84h 1 83h
SPE FDh 0	F5h 0	MCO EDh 0	E5h 0	CAL DDh 0	0 DSh 0	RCLK CDh O	PRE1 CSh 0	PT2 BDh 0	T1	ET2 ADh 0	A5h	SM2 9Dh 0	95h 1	TF0 8Dh 0	1 85h 1
WCOL FEh 0	F6h 0	MDE 0	E6h 0	RDY1	AC Deh 0	EXF2 CEh 0	PRE2 ceh 0	PADC BEh 0	WR 1	EADC AEh 0	A6h 1	SM1	96h 1	TR1 9Eh 0	86h 1
ISPI 0	F7h 0	MDO EFh 0	E7h 0	RDY0	° C√	TF2 CFh 0	PRE3 C7h 0	BFh 0	RD 1	EA	A7h 1	SM0 9Fh	97h 1	TF1	87h 1
					tl	hese l	bits a	e conta	ained in	this	byte)

	CRIPTIONS
ADCSTAT ADC Status Register	CHIPID Chip ID Register (2X hex = ADuC83
RDY1 auxiliary ADC ready flag CAI calibration flag	DPCON Data Pointer Control register data pointer auto-toggle enable (0=disable)
NOXREF no external reference flag ERR0 primary ADC error flag	DPCON.5 shadow data pointer mude control bits DPCON.4 [1=8052, 2=post-inc, 3=post-dec, 4=LSB] DPCON.3 main data pointer mode control bits DPCON.3 main data pointer mode control bits
ERR1 auxiliary ADC error flag	DPCON.4 [1=8052, 2=post-inc, 3=post-dec, 4=LSB DPCON.3 main data pointer mode control bits
ADMODE 5 primary ADC enable bit	DPCON.2 [1=8052, 2=post-inc, 3=post-dec, 4=LSB DPCON.1 (not implemented to allow INC DPCON toggl DPCON.0 data pointer select [0=main, 1=shadow]
ADMODE.4 auxiliary ADC enable bit	DPCON.0 data pointer select [0=main, 1=shadow] WDCON Watchdog Timer control register
ADMODE.1 [powerdown. idle. snal-conv. cont-conv.	PRE3 watchdog timeout selection bits
ADMODE.0 zero-selfcal, fs-selfcal, zero-syscal, fs-syscal]	PRE2 0000-0111 = timeout=[15.6, 31.2, 62.5, 125, PRE1 1000 = immediate reset 1000, 2000]
ADCOCON Primary ADC Control Register AD0CON.7 (this bit must contain zero)	PRE0 all others codes = reserved
AD0CON.6 external reference select bit (0=internal ref) AD0CON.5 channel selection bits:	WDS watchdog status flag
AD0CON.5 channel selection bits: AD0CON.4 [AIN1-AIN2,AIN3-AIN4,AIN2-AIN2,AIN3-AIN2]	WDE watchdog enable WDWR watchdog write enable
ADOCON.3 (AINT-AINZ-AIN3-AIN4,AIN2-AIN2,AIN3-AIN2) ADOCON.3 (AINT-AINZ-AIN3-AIN4,AIN2-AIN2-AIN3-AIN2) ADOCON.1 (AINT-AINZ-AIN3-AIN2) ADOCON.3 (AINT-AINZ-AIN3-AIN2) ADOCON.3 (AINT-AINZ-AIN3-AIN2) ADOCON.3 (AINT-AINZ-AIN3-AIN3-AIN2) ADOCON.3 (AINT-AINZ-AIN3-AIN3-AIN2) ADOCON.3 (AINT-AINZ-AIN3-AIN3-AIN3-AIN3-AIN3-AIN3-AIN3-AIN3	PSMCON Power Supply Monitor control regi
AD0CON.2 range select bits: AD0CON.1 [±20mV, ±40mV, ±80mV, ±160mV, ±320mV, AD0CON.0 ±640mV, ±1.28V, ±2.56VI	PSMCON.7 DVbb compare bit (0=fault) PSMCON.6 AVbb compare bit (0=fault) PSMCON.5 PSM interrupt bit PSMCON.5 PSM interrupt bit
ADC1CON Auxiliary ADC Control Register	
AD1CON.6 external reference select bit (0=internal ref) AD1CON.5 channel selection bits:	PSMCON.4 DV _{DD} trip point select bits PSMCON.3 (4.63V, 3.08V, 2.93V, 2.63V) PSMCON.2 AV _{DD} trip point select bits PSMCON.1 (4.63V, 3.08V, 2.93V, 2.63V) PSMCON.1 [4.63V, 3.08V, 2.93V, 2.63V] PSMCON.1 [4.63V, 3.08V, 2.93V, 2.63V]
AD1CON.4 [AIN3, AIN4, TEMP, AIN5]	PSMCON.2 AV _{DD} trip point select bits PSMCON.1 [4.63V, 3.08V, 2.93V, 2.63V]
SF Sync Filter Register: f _{ADC} = 4,096Hz / (3·SF)	
	SP Stack Pointer
OFOH, OFOM, OFOL ADC0 offset coefficient	SPH Stack Pointer High byte
OF1H,OF1L ADC1 offset coefficient	IE Interrupt Enable register #1
GN0H,GN0M,GN0L ADC0 gain coefficient	EA enable inturrupts (0**all inturrupts disabled) EADC ET2 ES enable RDV0/RDV1 (ADC interrupt) enable REZEXF2 (Timer2 overflow interrupt) enable RVT1 (serial port interrupt) enable TET (Timer1 overflow interrupt)
GN1H,GN1L ADC1 gain coefficient	EADC enable RDY0/RDY1 (ADC interrupt) ET2 enable TF2/EXF2 (Timer2 overflow interrupt)
	ES enable RI/TI (serial port interrupt) ET1 enable TF1 (Timer1 overflow interrupt)
ADC0H,ADC0M,ADC0L ADC0 data	EX1 enable IE1 (external interrupt 1) ET0 enable TF0 (Timer0 overflow interrupt)
ADC1H,ADC1L ADC1 data	EX0 enable IE0 (external interrupt 0)
ICON Current Source Control Register	IEIP2 Interrupt Enable/Priority register #2
CON 6 humanit aumant anable bit	IEIP2.6 pirority of TII interrupt (timer interval) IEIP2.5 priority of PSMI interrupt (power supply monitor
ICON.5 ADC1 current correction bit (0=correction off) ICON.4 ADC0 current correction bit (0=correction off)	
ICON.4 ADC0 current correction bit (0=correction off) ICON.3 I2 pin select bit (0=pin4 / 1=pin3) ICON.2 I1 pin select bit (0=pin3 / 1=pin4)	IEIP2.2 enable TII interrupt (timer interval) IEIP2.1 enable PSMI interrupt (power supply monitor)
ICON.1 I2 enable bit (0=disable)	IEIP2.0 enable ISPI/I2Cl interrupt (serial interface)
DACCON DAC Control register	IP Interrupt Priority register
DACCON DAC Control register DACCON.4 DAC pin select bit [0=pin3 / 1=pin12]	PADC priority of RDY0/RDY1 (ADC interrupt) PT2 priority of TF2/EXF2 (Timer2 overflow interrupt)
DACCON.3 ModeSelect (0=12.5V, 1=8V _{DD}) DACCON.2 RangeSelect (0=2.5V, 1=AV _{DD})	PS priority of RI/TI (serial port interrupt) PT1 priority of TF1 (Timer1 overflow interrupt)
DACCON.1 Clear DAC (0=0V. 1=normal operation)	PT2 priority of TF2/EXF2 (Timer2 overflow interrupt) PS priority of RV/T1 (serial port interrupt) PT1 priority of TF1 (Timer1 overflow interrupt) PX1 priority of IE1 (external interrupt 1) PT0 priority of TF0 (Timer0 overflow interrupt)
DACCON.0 PowerDown DAC (0=off, 1=on) DACH,DACL DAC data registers	PX0 priority or iEU (external interrupt 0)
	TMOD Timer Mode register
PLLCON PLL Control Register PLLCON.7 oscillator powerdown control bit (0=XTAL on)	TMOD.3/.7 gate control bit (0=ignore INTx) TMOD.2/.6 counter/timer select bit (0=timer) TMOD.1/.5 timer mode selecton bits
PLLCON.7 oscillator powerdown control bit (0=XTAL on) PLLCON.6 PLL lock indicator flag (0=out of lock) PLLCON.5 (this bit must contain zero)	TMOD.1/.5 timer mode selection bits TMOD.0/.4 [13bitT.16bitT/C.8bitT/Creload, 2x8bit]
PLLCON.5 (this bit must contain zero) PLLCON.4 EA detect status bit (reflects state of EA pin)	TMOD.0/.4 [13bitT, 16bitT/C, 8bitT/Creload, 2x8bit1 (upper nibble = Timer1, lower nibble = Timer0)
PLLCON.4 EA detect status bit (reflects state of EA pin) PLLCON.3 "fast interrupt" control bit (0=normal) PLLCON.2 3-bit clock divider value, "CD" (default=3):	TCON Timer Control register
PLLCON.1 f = 12 582 Q12Hz / 2 ^{CD}	TF1 Timer1 overflow flag TR1 Timer1 run control (0=off, 1=run)
TIMECON Time Interval Counter Control Register	TR1 Timer1 run control (0=off, 1=run) TF0 Timer0 overflow flag TR0 Timer0 run control (0=off, 1=run)
TIMECONIC (International Control of Control	
TIMECON.5 interval timebase select bits	IE1 external INT1 flag IT1 IE1 type (0=level trig, 1=edge trig)
TIMECON.4 [128th sec, seconds, minutes, hours] TIMECON.3 single time interval control bit (0=reload&restart)	IE1
TIMECON.5 (interval timebase select bits TIMECON.4 [128th sec, seconds, minutes, hours] TIMECON.2 time interval control bit (0=reload&restart) TIMECON.2 time interval entry bit, TIII TIMECON.1 time interval enable bit (0=disable&clear)	TH0,TL0 Timer0 registers
TIMECON.U time clock enable bit (U=disable)	TH1,TL1 Timer1 registers
INTVAL TIC Interval Register	T2CON Timer2 Control register
HTHSEC TIC Elapsed 128th Second Register	TE2 overflow flag
SEC TIC Elapsed Seconds Register	EXF2 external flag RCLK receive clock enable (0=Timer1 used for RxD cl
MIN TIC Elapsed Minutes Register	TCLK transmit clock enable (0=Timer1 used for TxD cl EXEN2 external enable (0=ignore T2EX, 1=cap/rld on T2
HOUR TIC Elapsed Hours Register	TR2 run control (0=stop, 1=run) CNT2 timer/counter select (0=timer, 1=counter)
ECON Data Flash/EE comand register	CAP2 capture/reload select (U=reload, 1=capture)
01h READ page 82h PROGRAM byte 02h PROGRAM page 0Fh EXIT ULOAD mode	TH2,TL2 Timer2 register
04h VERIFY page F0h ENTER ULOAD mode 05h ERASE page (all others reserved)	RCAP2H,RCAP2L Timer2 Reload/Captur
06h ERASE ALL	
EADRH, EADRL Data Flash/EE address registers	
EDATA1,EDATA2,EDATA3,EDATA4	P1 Port1 register P1.2-1.7 analog/digital pins (1=analog function, 0=digital in
Data Flash/EE data registers	P1.2-1.7 analog/digital pins (1=analog function, 0=digital ir T2EX timer/counter 2 capture/reload trigger (or digital T2 timer/counter 2 external input (or digital I/O)
SPICON SPI Control register	P2 timer/counter 2 external input (or digital I/O) P2 Port2 register (also A8-A15 & A16-A23)
ISDI SDI inturrunt (eat at and of SDI transfer)	-
WCOL write collision error flag SPE SPI enable (0=!2C enable, 1=SPI enable) master mode select (0=slave)	P3 Port3 register
	RD external data memory read strobe WR external data memory write strobe T1 timer/counter 1 external input
CPHA clock phase select (0=leading edge latch) SPR1 SPI bitrate select bits	TO timer/counter 0 external input
SPR0 bitrate = Fcore / [2, 4, 8, 16]	INT1 external interrupt 1
SPIDAT SPI Data register	TxD serial port transmit data line
I2CCON I2C Control register	RXD serial port receive data line SCON Serial communications Control regis
MDO master mode SDATA output hit	SM0 UART mode control bits baud rate:
MDE master mode SDATA output enable (0=disable) MCO master mode SCLK output bit MDI master mode SDATA input bit	SM1 00 - 8bit shift register - F _{CORE} /12
MDI master mode SDATA input bit I2CM master mode select bit (0=slave mode)	10 - 9bit UART - Fcore/64(x2)
I2CRS serial port reset	
I2CTX transmission direction status (0=RX,1=TX) I2Cl serial interface interrupt	REN receive enable control bit TB8 in modes 283 9th bit transmitted
I2CADD I2C Address register	I RB8 in modes 2&3. 9th bit received
I2CDAT I2C Data register	TI transmit interrupt flag RI receive interrupt flag
	SBUF Serial port Buffer register
PWMCON.6 PWM mode bits [0=disabled, 1=single/var.res.,	PCON Power Control register
PWMCON.5 Pwm mode bits (u=disabled, i=single/var.res., PWMCON.5 2=twin/8bit, 3=twin/16bit, 4=dual/16bitNRZ, PWMCON.4 5=dual/8bit, 6=dual/16bitRZ, 7=(reserved)]	PCON.7 double baud rate control
	PCON.6 enable serial interrupt (ISI) from power-down mod PCON.5 enable interrupt 0 (INT0) from power-down mod
PWMCON.2 PWM counter = clock / [1,4,16,64]	PCON.4 ALE disable (0=normal, 1=forces ALE high) PCON.3 general purpose flag
PWMCON.1 PWM clock source bits [1=F _{XTAL} /15, 2=F _{XTAL} ,	PCON.2 general purpose flag PCON.1 power-down control bit (0=normal)
PWMCON.0 3=external input, 4=F _{VCO} (12.58MHz)]	PCON.1 power-down control bit (0=normal) PCON.0 idle-mode control (0=normal)
PWMCON.1 PWM clock source bits [1=F _{XTAL} /15, 2=F _{XTAL} , PWMCON.0 3=external input, 4=F _{VCO} (12.58MHz)] PWM0H, PWM0L PWM0 data registers	
PWMCON.1 PVM clock source bits [1=Fxxa_1/15, 2=Fxxa PWMCON.0 3=external input, 4=Fxc_or(12.58MHz)] PWM0H,PWM0L PWM0 data registers PWM1H,PWM1L PWM1 data registers	PSW Program Status Word
PWM0H,PWM0L PWM0 data registers PWM1H,PWM1L PWM1 data registers	PSW Program Status Word
PWM0H, PWM0L PWM0 data registers PWM1H, PWM1L PWM1 data registers T3CON Timer 3 Control register T3CON Timer 3 Control register (PMG18ship)	PSW Program Status Word CY carry flag
PWM0H, PWM0L PWM0 data registers PWM1H, PWM1L PWM1 data registers T3CON Timer 3 Control register T3CON Timer 3 Control register (PM153CON Timer 3 Control register)	PSW Program Status Word CY carry flag AC auxiliary carry flag general purpose flag 0 RS1 register bank select control bits register bank select control bits
PWM0H, PWM0L PWM0 data registers PWM1H, PWM1L PWM1 data registers T3CON2 Timer 3 Control register T3CON2 Timer 3 bout rate enable (0=disable) T3CON2 DIV = log(Fcose/(32 baudrate)) / log2 (nounded down)	PSW Program Status Word CY Carry flag AC auxiliary carry flag F0 general purpose flag 0 RS1 register bank select control bits RS0 active register bank = [0,1,2,3]
PWM0H, PWM0L PWM0 data registers PWM1H, PWM1L PWM1 data registers T3C0N.7 Timer 3 Control register Timer 3 Control (DIV) Timer 3 Control (DIV) Timer 3 Control (DIV) Timer 3 Fractional Divider register	PSW Program Status Word CY AC carry flag auxiliary carry flag F0 general purpose flag 0 RS0 scaller register bank select control bits RS0 scaller register bank = (0,1,2,3) F1 general purpose flag 1 P pnity of ACC
PWM0H, PWM0L PWM0 data registers PWM1H, PWM1L PWM1 data registers T3CON2 Timer 3 Control register T3CON2 Timer 3 bout rate enable (0=disable) T3CON2 DIV = log(Fcose/(32 baudrate)) / log2 (nounded down)	PSW Program Status Word CY Carry flag AC auxiliary carry flag F0 general purpose flag 0 RS1 register bank select control bits RS0 active register bank = [0,1,2,3]
PWM0H, PWM0L PVM0 data registers	PSW Program Status Word CY AC curry flag F0 general purpose flag 0 RS1 register bank select control bits RS0 active register bank = (0,1,2,3) OV verflow flag P parity of ACC DPP Data Pointer Page
PWM0H, PWM0L PWM0 data registers T3CON Timer 3 Control register T3CON2 Timer 3 Loud rate enable (or-disable) T3CON1 T3CON2 T3CON1 T3CON2 T3CON1 T3FD T3FD T3FD T3FD T3FD T3FD T3FD T3FD	PSW Program Status Word CY Accury flag Accury flag auxiliary carry flag program Status Word CY Accury flag auxiliary carry flag program Status Word Accury flag auxiliary carry flag program Status Word Accurate
PWM0H, PWM0L PVM0 data registers	PSW Program Status Word CY AC curry flag F0 general purpose flag 0 RS1 register bank select control bits RS0 active register bank = (0,1,2,3) OV verflow flag P parity of ACC DPP Data Pointer Page

SPR1 SPR0

SPICON