

## INSTRUCTION SET

## Arithmetic Operations

		bytes	OSC periods
ADD A,source	add source to A	1,2	12
ADD A,#data		2	12
ADDC A,source	add with carry	1,2	12
ADDC A,#data		2	12
SUBB A,source	subtract from A with borrow	1,2	12
SUBB A,#data		2	12
INC A	increment	1	12
INC source		1,2	12
INC DPTR *		1	24
DEC A	decrement	1	12
DEC source		1,2	12
MUL AB	multiply A by B	1	48
DIV AB	divide A by B	1	48
DA A	decimal adjust	1	12

## Legend

Rn	register addressing using R0-R7		
direct	8bit internal address (00h-FFh)		
@Ri	indirect addressing using R0 or R1		
source	any of [Rn, direct, @Ri]		
dest	any of [Rn, direct, @Ri]		
#data	8bit constant included in instruction		
#data16	16bit constant included in instruction		
bit	8bit direct address of bit		
rel	signed 8bit offset		
addr11	11bit address in current 2K page		
addr16	16bit address		

\* INC DPTR increments the 24bit value DPP/DPH/DPL

## Logical Operations

## Data Transfer Operations

		bytes	OSC periods
MOV A,source		1,2	12
MOV A,#data		2	12
MOV dest,A	move source to destination	1,2	12
MOV dest,source		1,2,3	24
MOV dest,#data		2,3	12,24
MOV DPTR,#data16		3	24
MOVC A,@A+DPTR	move from code memory	1	24
MOVC A,@A+PC		1	24
MOVX A,@Ri		1	24
MOVX A,@DPTR	move to/from data memory	1	24
MOVX @Ri,A		1	24
MOVX @DPTR,A		1	24
PUSH direct	push onto stack	2	24
POP direct	pop from stack	2	24
XCH A,source	exchange bytes	1,2	12
XCHD A,@Ri	exchg low digits	1	12

## Program Branching

		bytes	OSC periods
ACALL addr11	call subroutine	2	24
LCALL addr16		3	24
RET	return from sub.	1	24
RETI	return from int.	1	24
AJMP addr11		2	24
LJMP addr16	jump	3	24
SJMP rel		2	24
JMP @A+DPTR		1	24
JZ rel	jump if A = 0	2	24
JNZ rel	jump if A not 0	2	24
CJNE A,direct,rel	compare and jump if not equal	3	24
CJNE A,#data,rel		3	24
CJNE Rn,#data,rel		3	24
CJNE @Ri,#data,rel		2	24
DJNZ Rn,rel	decrement and jump if not zero	2	24
DJNZ direct,rel		3	24
NOP	no operation	1	12

## Boolean Variable Manipulation

		bytes	OSC periods
CLR C	clear bit to zero	1	12
CLR bit		2	12
SETB C	set bit to one	1	12
SETB bit		2	12
CPL C	complement bit	1	12
CPL bit		2	12
ANL C,bit	AND bit with C	2	24
ANL C,#data	...NOTbit with C	2	24
ORL C,bit	OR bit with C	2	24
ORL C,#data	...NOTbit with C	2	24
MOV C,bit	move bit to bit	2	12
MOV bit,C		2	24
JC rel	jump if C set	2	24
JNC rel	jump if C not set	2	24
JB bit,rel	jump if bit set	3	24
JNB bit,rel	jump if bit not set	3	24
JBC bit,rel	jmp&clear if set	3	24


## ASSEMBLER DIRECTIVES

EQU	define symbol	DW	store word values in program memory
DATA	define internal memory symbol	ORG	set segment location counter
IDATA	define indirect addressing symbol	END	end of assembly source file
XDATA	define external memory symbol	CSEG	select program memory space
BIT	define internal bit memory symbol	XSEG	select external data memory space
CODE	define program memory symbol	DSEG	select internal data memory space
DS	reserve bytes of data memory	ISEG	select indirectly addressed internal data memory space
DBIT	reserve bits of bit memory	BSEG	select bit addressable memory space
DB	store byte values in program memory		

## PIN FUNCTIONS

1	56	P1.0 / ADC0 / T2
2	1	P1.1 / ADC1 / T2EX
3	2	P1.2 / ADC2
4	3	P1.3 / ADC3
5	4,5	AV <sub>DD</sub>
6	6,7,8	AGND
7	9	C <sub>REF</sub>
8	10	V <sub>REF</sub>
9	11	DAC0
10	12	DAC1
11	13	P1.4 / ADC4
12	14	P1.5 / ADC5 / SS
13	15	P1.6 / ADC6

14	16	P1.7 / ADC7
15	17	RESET
16	18	P3.0 / RxD
17	19	P3.1 / TxD
18	20	P3.2 / INT0
19	21	P3.3 / INT1 / MISO
20	22	DV <sub>DD</sub>
21	23	DGND
22	24	P3.4 / T0
23	25	P3.5 / T1 / CONVST
24	26	P3.6 / WR
25	27	P3.7 / RD
26	28	SCLOCK / D0




G01537-2.5-02/02 (C)

27	29	MOSI / D1
28	30	P2.0 / A8 / A16
29	31	P2.1 / A9 / A17
30	32	P2.2 / A10 / A18
31	33	P2.3 / A11 / A19
32	34	XTAL1 (in)
33	35	XTAL2 (out)
34	36	DV <sub>DD</sub>
35	37,38	DGND
36	39	P2.4 / A12 / A20
37	40	P2.5 / A13 / A21
38	41	P2.6 / A14 / A22
39	42	P2.7 / A15 / A23

40	43	EA
41	44	PSEN
42	45	ALE
43	46	P0.0 / AD0
44	47	P0.1 / AD1
45	48	P0.2 / AD2
46	49	P0.3 / AD3
47	50	DGND
48	51	DV <sub>DD</sub>
49	52	P0.4 / AD4
50	53	P0.5 / AD5
51	54	P0.6 / AD6
52	55	P0.7 / AD7

## PROGRAM MEMORY SPACE (read only)



## INTERRUPT VECTOR ADDRESSES


Interrupt Bit	Interrupt Name	Vector Address	Priority within Level
PSMCON.5	Power Supply Monitor Interrupt	43h	1
IE0	External Interrupt 0	03h	2
ADCI	End of ADC Conversion Interrupt	33h	3
TF0	Timer0 Overflow Interrupt	0Bh	4
IE1	External Interrupt 1	13h	5
TF1	Timer1 Overflow Interrupt	1Bh	6
ISPI	SPI Interrupt	3Bh	7
RI/TI	UART Interrupt	23h	8
TF2/EXF2	Timer2 Interrupt	2Bh	9

MicroConverter®  
Quick Reference Guide

a "Data Acquisition System on a Chip"

the ADuC812 is: ADC: 12bit, 5µs, 8channel, self calibrating  
0.5LSB INL & 70dB SNR, ADC DMA modeDAC: dual, 12bit, 15µs, voltage output  
<1LSB DNLFlash/EEPROM: 8K bytes Flash/EE program memory  
640 bytes Flash/EE data memorymicrocontroller: industry standard 8052  
DC to 16MHz, up to 1.3MIPS, 32 I/O linesother on-chip features: temperature sensor, power supply monitor,  
watchdog timer, flexible serial interface ports,  
voltage reference

## FUNCTIONAL BLOCK DIAGRAM




PRINTED IN U.S.A.

DATA MEMORY: RAM, SFRs, user Flash/EE (all read/write)

## SFR DESCRIPTIONS

## SFR MAP & RESET VALUES

decimal address		HEX address	General Purpose Area		MSB address		(bit addresses)		LSB address
127	7Fh				7Fh	7Eh	7Dh	7Ch	78h
48	30h				77h	76h	75h	74h	70h
47	2Fh				6Fh	6Eh	6Dh	6Ch	68h
46	2Eh				67h	66h	65h	64h	60h
45	2Dh		Bit Addressable Area		5Fh	5Eh	5Dh	5Ch	58h
44	2Ch				57h	56h	55h	54h	50h
43	2Bh				4Fh	4Eh	4Dh	4Ch	48h
42	2Ah				47h	46h	45h	44h	40h
41	29h				3Fh	3Eh	3Dh	3Ch	38h
40	28h				37h	36h	35h	34h	30h
39	27h				2Fh	2Eh	2Dh	2Ch	28h
38	26h				27h	26h	25h	24h	20h
37	25h				1Fh	1Eh	1Dh	1Ch	18h
36	24h				17h	16h	15h	14h	10h
35	23h				0Fh	0Eh	0Dh	0Ch	08h
34	22h				07h	06h	05h	04h	00h
33	21h								
32	20h								



mnemonic		address		reset value		mnemonic		address		reset value	
SPR1		F9h	0	SPR0	F8h	0	SPICON	F8h	00h		



\* calibration coefficients are preconfigured at power-up to factory calibrated values

<b>ADCCON1</b> ADC Control register #1 ADCCON1.7 ADC power control bits ADCCON1.6 [shdn, norm, autoisdn, autobstby] ADCCON1.5 conversion time = 16 / ADCClk ADCCON1.4 ADCClk = Mclk / [1, 2, 4, 8] ADCCON1.3 acquisition time select bits ADCCON1.2 acq time = [1, 2, 3, 4] / ADCClk ADCCON1.1 Timer2 convert enable ADCCON1.0 external CONVST enable	<b>ADCCON2</b> ADC Control register #2 ADCCON2.7 DMA mode enable ADCCON2.6 continuous conversion enable bit ADCCON2.5 single conversion start bit ADCCON2.4 input channel select bits ADCCON2.3 CS0 0000 - 0111 = ADC0 - ADC7 ADCCON2.2 1000 = temperature sensor ADCCON2.1 1111 = "HALT" command (DMA mode only)	<b>ADCCON3</b> ADC Control register #3 ADCCON3.7 busy indicator flag (0=ADC not active) ADCCON3.6 (this bit must contain zero) ADCCON3.5 (this bit must contain zero) ADCCON3.4 (this bit must contain zero) ADCCON3.3 (this bit must contain zero) ADCCON3.2 (this bit must contain zero) ADCCON3.1 (this bit must contain zero) ADCCON3.0 (this bit must contain zero)	<b>ADCDATAH</b> ADC Data registers <b>ADCDATAH</b> DMA address pointer	<b>ADCGAINH</b> ADC Gain calibration coefficients <b>ADCGAINL</b> ADC Gain calibration coefficients	<b>ADCOFSH</b> ADC Offset calibration coefficients <b>ADCOFSL</b> ADC Offset calibration coefficients	<b>DACCON</b> DAC Control register DACCON.7 ModeSelect (0=12bit, 1=8bit) DACCON.6 DAC1 RangeSelect (0=VREF, 1=VDD) DACCON.5 DAC0 RangeSelect (0=VREF, 1=VDD) DACCON.4 Clear DAC1 (0=0V, 1=normal operation) DACCON.3 Clear DAC0 (0=0V, 1=normal operation) DACCON.2 SynchronousUpdate (1=asynchronous) DACCON.1 PowerDown DAC1 (0=off, 1=on) DACCON.0 PowerDown DAC0 (0=off, 1=on)	<b>DAC1H, DAC1L</b> DAC1 data registers <b>DAC0H, DAC0L</b> DAC0 data registers	<b>ECON</b> Data Flash/EE command register 01h READ page 04h VERIFY page 02h PROGRAM page 05h ERASE page 03h (reserved) 06h ERASE ALL	<b>EADRL</b> Data Flash/EE address register <b>EDATA1, EDATA2, EDATA3, EDATA4</b> Data Flash/EE data registers	<b>ETIM1, ETIM2, ETIM3</b> Flash/EE timing regs	<b>SPICON</b> SPI Control register SPI interrupt (set at end of SPI transfer) write collision error flag SPE SPI enable (0=DON enable, 1=SPI enable) SPIM master mode select (0=slave) CPOL clock polarity select (0=SCLK idles low) CPHA SPI phase select (0=leading edge latch) SPR1 SPI bitrate select bits SPR0 SPI bitrate select bits SPR1 bitrate = Fosc / [4, 8, 32, 64]	<b>SPIDAT</b> SPI Data register	<b>DON</b> D0 & D1 Control register (enabled if SPE=0, see SPICON register above) D1 D1 output bit D1EN D1 output enable (0=disable) D0 D0 output bit D0EN D0 output enable (0=disable)	<b>WDCON</b> Watchdog Timer control register PRE2 watchdog timeout selection bits PRE1 timeout=[16, 32, 64, 128, 256, 512, 1024, 2048]ms PRE0 WDR1 watchdog timer refresh bits WDR0 set sequentially to refresh watchdog WDS watchdog status flag WDE watchdog enable	<b>PSMCON</b> Power Supply Monitor control register PSMCON.7 (not used) PSMCON.6 PSM status bit (1=normal / 0=fault) PSMCON.5 PSM interrupt bit PSMCON.4 trip point select bits PSMCON.3 [4.63V, 4.37V, 3.08V, 2.93V, 2.63V] PSMCON.2 PSMCON.1 AVDD/VDDIO fault indicator (1=AVDD / 0=VDDIO) PSMCON.0 PSM powerdown control (1=on / 0=off)	<b>SP</b> Stack Pointer	<b>IE</b> Interrupt Enable register #1 EA enable interrupts (0=all interrupts disabled) EADC enable ADC (ADC interrupt) ET2 enable TF2/EXF2 (Timer2 overflow interrupt) ES enable RUT1 (serial port interrupt) ET1 enable TF1 (Timer1 overflow interrupt) EX1 enable IE1 (external interrupt 1) EIO enable TFO (Timer0 overflow interrupt) EIO enable IE0 (external interrupt 0)	<b>IE2</b> Interrupt Enable register #2 IE2.1 enable PSM1 (power supply monitor interrupt) IE2.0 enable ISPI (serial interface interrupt)	<b>IP</b> Interrupt Priority register PSI priority of ISPI (serial interface interrupt) PADC priority of ADCL (ADC interrupt) PT2 priority of TF2/EXF2 (Timer2 overflow interrupt) PS priority of RUT1 (serial port interrupt) PX1 priority of IE1 (external INT1) PT0 priority of TFO (Timer0 overflow interrupt) PX0 priority of IE0 (external INT0)	<b>TMOD</b> Timer Mode register TMOD.3/7 gate control bit (0=ignore INTx) TMOD.2/6 counter/timer select bit (0=timer) TMOD.1/5 timer mode selection bits TMOD.0/4 [13bit, 16bit/7C, 8bit/Creload, 2x8bit] (upper nibble = Timer1, lower nibble = Timer0)	<b>TCON</b> Timer Control register TF1 Timer1 overflow flag (auto cleared on vector to ISR) TR1 Timer1 run control (0=off, 1=run) TFO Timer0 overflow flag (auto cleared on vector to ISR) TRO Timer0 run control (0=off, 1=run) IE1 external INT1 flag (auto cleared on vector to ISR) IT1 IE1 type (0=level trig, 1=edge trig) IE0 external INT0 flag (auto cleared on vector to ISR) IT0 IE0 type (0=level trig, 1=edge trig)	<b>TH0, TL0</b> Timer0 registers <b>TH1, TL1</b> Timer1 registers	<b>T2CON</b> Timer2 Control register TF2 overflow flag EXF2 external flag RCLK receive clock enable (0=Timer1 used for Rx/D clk) TCLK transmit clock enable (0=Timer1 used for Tx/D clk) EXEN2 external enable (0=ignore T2EX, 1=capture on T2EX) TR2 run control (0=stop, 1=run) CNT2 timer/counter select (0=timer, 1=counter) CAP2 capture/reload select (0=reload, 1=capture)	<b>TH2, TL2</b> Timer2 register	<b>RCAP2H, RCAP2L</b> Timer2 Reload/Capture	<b>P0</b> Port0 register <b>P1</b> Port1 register T2EX timer/counter 2 external input T2 timer/counter 2 external input	<b>P2</b> Port2 register <b>P3</b> Port3 register RD external data memory read strobe WR external data memory write strobe T0 timer/counter 1 external input T1 timer/counter 0 external input INT1 external interrupt 1 INT0 external interrupt 0 Tx serial port transmit data line Rx serial port receive data line	<b>SCON</b> Serial communications Control register SMO UART mode control bits baud rate: SM1 00 - 8bit shift register - Fosc/12 01 - 8bit UART - TimerOverflowRate/32(x2) 10 - 9bit UART - Fosc/64(x2) 11 - 9bit UART - TimerOverflowRate/32(x2) in modes 2&3, enables multiprocessor communication REN receive enable control bit TB8 in modes 2&3, 9th bit transmitted RB8 in modes 2&3, 9th bit received TI transmit interrupt flag RI receive interrupt flag	<b>SBUF</b> Serial port Buffer register	<b>PCON</b> Power Control register PCON.7 double baud rate control PCON.4 ALE disable (0=normal, 1=forces ALE high) PCON.3 general purpose flag PCON.2 general purpose flag PCON.1 power-down control bit (recoverable with hard reset) PCON.0 idle-mode control (recoverable with enabled interrupt)	<b>PSW</b> Program Status Word CY carry flag AC auxiliary carry flag F0 general purpose flag 0 RS1 register bank select control bits RS0 active register bank = [0, 1, 2, 3] OV overflow flag P parity of ACC	<b>DPP</b> Data Pointer Page <b>DPH, DPL (DPTR)</b> Data Pointer	<b>ACC</b> Accumulator	<b>B</b> auxiliary math register
---	--	--	---	--	--	--	--	--	---	---	---	---------------------------------	--	--	--	-------------------------	--	---	---	---	--	--	---	---------------------------------	---	--	--	---	---	---	--	---	------------------------	----------------------------------