

### VNH7070BAS

## Automotive fully integrated H-bridge motor driver

Datasheet - production data



### **Features**

Туре	R <sub>DS(on)</sub>	I <sub>out</sub>	V <sub>CCmax</sub>
VNH7070BAS	70 mΩ typ (per leg)	15 A	38 V





- Output current: 15 A
- · 3 V CMOS-compatible inputs
- · Undervoltage shutdown
- Overvoltage clamp
- Thermal shutdown
- Cross-conduction protection
- Current and power limitation
- Very low standby power consumption
- Protection against loss of ground and loss of V<sub>CC</sub>
- PWM operation up to 20 kHz
- · CS diagnostic functions
  - Analog motor current feedback
  - Output short to ground detection
  - Thermal shutdown indication
  - OFF-state open-load detection
  - Output short to V<sub>CC</sub> detection
- Output protected against short to ground and short to V<sub>CC</sub>
- · Standby Mode
- Half Bridge Operation
- Package: ECOPACK<sup>®</sup>

### **Description**

The device is a full bridge motor driver intended for a wide range of automotive applications. The device incorporates a dual monolithic high-side driver and two low-side switches.

Both switches are designed using STMicroelectronics' well known and proven proprietary VIPower® M0-7 technology that allows to efficiently integrate on the same die a true Power MOSFET with an intelligent signal/protection circuitry. The three dies are assembled in SO-16N package on electrically isolated lead-frames.

Moreover, its fully symmetrical mechanical design allows superior manufacturability at board level. The input signals  $\rm IN_A$  and  $\rm IN_B$  can directly interface the microcontroller to select the motor direction and the brake condition. A SEL0 pin is available to address the information available on the CS to the microcontroller. The CS pin allows to monitor the motor current by delivering a current proportional to the motor current value. The PWM, up to 20 kHz, allows to control the speed of the motor in all possible conditions. In all cases, a low level state on the PWM pin turns off both the LS\_A and LS\_B switches.

Table 1. Device summary

Package	Orde	r codes
Fackage	Tube	Tape and reel
SO-16N	_	VNH7070BASTR

Contents VNH7070BAS

## **Contents**

1	Bloc	k diagra	am and pin description	5
2	Elec	trical sp	pecifications	7
	2.1	Absolu	ite maximum ratings	7
	2.2	Therma	al data	8
	2.3	Electric	cal characteristics	9
	2.4	Wavefo	orms	20
3	Арр	lication	information	22
	3.1	Revers	se battery protection	23
	3.2	OFF-st	tate open-load detection – External circuitry dimensioning	23
	3.3	Immun	nity against transient electrical disturbances	24
	3.4	Device	e configurations	25
4	Pacl	kage and	d PCB thermal data	27
	4.1	SO16-	N thermal data	27
	4.2	Packa	ge thermal data	28
		4.2.1	Thermal characterization in steady state conditions	28
		4.2.2	Thermal characterization during transients	29
5	Pacl	kage and	d packing information	33
	5.1	SO-16	N mechanical data	33
	5.2	SO-16	N packing information	34
	5.3	SO-16	N marking information	36
6	Revi	ision his	story	37



VNH7070BAS List of tables

# List of tables

Table 1.	Device summary	1
Table 2.	Block description	
Table 3.	Pin definitions and functions	6
Table 4.	Absolute maximum ratings	7
Table 5.	Thermal data	
Table 6.	Power section	9
Table 7.	Logic inputs (IN <sub>A</sub> , IN <sub>B</sub> ) ( $V_{CC}$ = 7 V up to 28 V; -40 °C < T <sub>i</sub> < 150 °C)	10
Table 8.	Switching ( $V_{CC} = 13 \text{ V}, R_{LOAD} = 3.7 \Omega$ )	10
Table 9.	Protections and diagnostics (V <sub>CC</sub> = 7 V up to 18 V; -40 °C < T <sub>i</sub> < 150 °C)	11
Table 10.	CS (7 V < V <sub>CC</sub> < 18 V)	12
Table 11.	Operative condition - truth table	18
Table 12.	On-state fault conditions- truth table	18
Table 13.	Off-state -truth table	19
Table 14.	ISO 7637-2 - electrical transient conduction along supply line	24
Table 15.	Thermal model for junction temperature calculation in steady-state conditions	29
Table 16.	Thermal parameters	31
Table 17.	SO-16N mechanical data	34
Table 18.	Reel dimensions	35
Table 19.	SO-16N carrier tape dimensions	35
Table 20.	Document revision history	37



List of figures VNH7070BAS

# List of figures

Figure 1.	Block diagram	5
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	7
Figure 4.	T <sub>DSTKON</sub>	13
Figure 5.	Definition of the low-side switching times	14
Figure 6.	Definition of the high-side switching times	14
Figure 7.	Low-side turn-on delay time	15
Figure 8.	Time to shutdown for the low-side driver	
Figure 9.	Input reset time for HSD - fault unlatch	16
Figure 10.	Input reset time for LSD - fault unlatch	16
Figure 11.	OFF-state diagnostic delay time from rising edge of V <sub>OUT</sub> (t <sub>D_VOL</sub> )	17
Figure 12.	Normal operative conditions	20
Figure 13.	OUT shorted to ground and short clearing	20
Figure 14.	OUT shorted to Vcc and short clearing	21
Figure 15.	Application schematic with reverse battery protection connected to Vbatt	22
Figure 16.	Application schematic with reverse battery protection connected to GND	22
Figure 17.	Suggested PCB layout	
Figure 18.	Half-bridge configuration (case a)	
Figure 19.	Half-bridge configuration (case b)	25
Figure 20.	Multi-motors configuration	26
Figure 21.	PCB layout (top and bottom): footprint, 2+2+2 cm <sup>2</sup> , 8+8+8 cm <sup>2</sup>	27
Figure 22.	PCB 4 layer	28
Figure 23.	Chipset configuration in steady state conditions	28
Figure 24.	Auto and mutual R <sub>thj-amb</sub> vs. PCB heat-sink area in open box free air condition	
Figure 25.	HSD thermal impedance junction ambient single pulse	
Figure 26.	LSD thermal impedance junction ambient single pulse	30
Figure 27.	Electrical equivalent model	
Figure 28.	SO-16N package dimensions	33
Figure 29.	SO-16N reel 13"	34
Figure 30.	SO-16N rcarrier tape	35
Figure 31.	SO-16N schematic drawing of leader and trailer tape	
Figure 32	SO-16N marking information	36



## 1 Block diagram and pin description

 $V_{CC}$ POWER LIMITATION LSB\_OVERTEMPERATURE LSA\_OVERTEMPERATURE HSA\_OVERTEMPERATURE HSB\_OVERTEMPERATURE U<sub>V</sub> CLAMP HS A CLAMP HS B  ${\sf HS}_{\sf B}$ LOGIC Open-load OFF-state B Open-load OFF-state A CURRENT LIMITATION A CURRENT LIMITATION B FAULT OUT B  $\mathsf{OUT}_\mathsf{A}$ DETECTION CLAMP LS A CLAMP LS B LS B MUX OVERLOAD DETECTOR B GND A CS  $\mathsf{SEL}_0$   $\mathsf{IN}_\mathsf{B}$   $\mathsf{PWM}$  $\mathsf{GND}_{\,B}$  $\mathsf{IN}_\mathsf{A}$ GAPGCFT01189

Figure 1. Block diagram

Table 2. Block description

Name	Description
Logic control	Allows the turn-on and the turn-off of the high-side and the low-side switches according to the truth table.
Undervoltage	Shuts down the device for battery voltage lower than 4 V.
High-side and low-side clamp voltage	Protect the high-side and the low-side switches from the high voltage on the battery line.
High-side and low-side driver	Drive the gate of the concerned switch to allow a proper $R_{\text{on}}$ for the leg of the bridge.
Current limitation	Limits the motor current in case of short circuit.
High-side and low-side overtemperature protection	In case of short-circuit with the increase of the junction temperature, it shuts down the concerned driver to prevent degradation and to protect the die.
Low-side overload detector	Detects when low side current exceeds shutdown current and latches off the concerned Low side.

Table 2. Block description (continued)

Name Description	
Fault detection	Signalizes the abnormal behavior of the switch through CS pin.
Power limitation	Limits the power dissipation of the high-side driver inside safe range in case of short to ground condition.

Figure 2. Configuration diagram (top view)




Table 3. Pin definitions and functions

Pin N°	Symbol	Function
1, 16	GND <sub>A</sub>	Source of low-side switch A
2, 15	OUT <sub>A</sub>	Source of high-side switch A / drain of low-side switch A
3	IN <sub>A</sub>	Clockwise input
4, 5, 12	V <sub>CC</sub>	Power supply voltage
6	IN <sub>B</sub>	Counter clockwise input
7, 10	OUT <sub>B</sub>	Source of high-side switch B / drain of low-side switch B
8, 9	GND <sub>B</sub>	Source of low-side switch B
11	PWM	Voltage controlled input pin with hysteresis, CMOS compatible. Gates of low-side FETS get modulated by the PWM signal during their on phase allowing speed control of the motor
13	CS	Multiplexed analog sense output pin; it delivers a current proportional to the motor current according to the leg selection.
14	SEL <sub>0</sub>	Active high compatible with 3 V and 5 V CMOS outputs pin; in combination with IN <sub>A</sub> , IN <sub>B</sub> , it addresses the CurrentSense information delivered to the micro according to the operative truth table.

6/38 DocID029595 Rev 2

## 2 Electrical specifications




Figure 3. Current and voltage conventions

## 2.1 Absolute maximum ratings

Stressing the device above the rating listed in *Table 4: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	38	V
-V <sub>CC</sub>	Reverse DC Supply Voltage	0.3	٧
I <sub>max</sub>	Maximum output current (continuous)	Internally limited	Α
I <sub>R</sub>	Reverse output current (continuous)	-15	Α
V <sub>CCPK</sub>	Maximum transient supply voltage (ISO 16750-2:2010 Test B clamped to 40 V; RL = 4 $\Omega$ )	40	V
V <sub>CCJS</sub>	Maximum jump start voltage for single pulse short circuit protection	28	\ \
I <sub>IN</sub>	Input current (IN <sub>A</sub> and IN <sub>B</sub> pins)	-1 to 10	mA
I <sub>SEL0</sub>	SEL <sub>0</sub> DC input current	-1 to 10	mA
I <sub>PWM</sub>	PWM input current	-1 to 10	mA
la-wa-	CS pin DC output current ( $V_{GND} = V_{CC}$ and $V_{SENSE} < 0 V$	10	mA
ISENSE	CS pin DC output current in reverse (V <sub>CC</sub> < 0 V)	-20	111/4

Table 4. Absolute maximum ratings

Table 4. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
	Electrostatic discharge (Human body model: $R = 1.5 \text{ k}\Omega$ ; $C = 100 \text{ pF}$ )		
V <sub>ESD</sub>	- IN <sub>A</sub> , IN <sub>B</sub> , PWM - SEL <sub>0</sub> - CS	2 2 2	kV
	- V <sub>CC</sub> - Output	4 4	
V <sub>ESD</sub>	Charge device model (CDM-AEC-Q100-011)	750	V
T <sub>c</sub>	Junction operating temperature	-40 to 150	°C
T <sub>STG</sub>	Storage temperature	-55 to 150	°C

### 2.2 Thermal data

Table 5. Thermal data

Symbol	ol Parameter		Max. value	Unit
R <sub>thj-pin</sub>	Thermal resistance junction-pin	HSD	31 °0	°C/W
	Thermal resistance junction-pin	LSD	44	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient (JEDEC JESD 51-2) <sup>(1)</sup>		See Figure 24	°C/W
В	Thermal resistance junction-ambient (JEDEC JESD 51-2) <sup>(2)</sup>	HSD	-	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient (JEDEC JESD 51-2)	LSD		°C/W

<sup>1.</sup> Device mounted on two-layers 2s0p PCB.

<sup>2.</sup> Device mounted on four-layers 2s2p PCB.

#### 2.3 **Electrical characteristics**

Values specified in this section are for  $V_{CC}$  = 7 V up to 28 V; -40 °C < T<sub>i</sub> < 150 °C, unless otherwise specified.

**Table 6. Power section** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Operating supply voltage		4		28	V
		Off-state - standby; $IN_A = IN_B = 0$ ; $SEL_0 = 0$ ; $PWM = 0$ ; $T_j = 25$ °C; $V_{CC} = 13$ V			1	μΑ
		Off-state - standby; $IN_A = IN_B = 0$ ; $SEL_0 = 0$ ; $PWM = 0$ ; $V_{CC} = 13 V$ ; $T_j = 85 °C$			1	μΑ
I <sub>S</sub>	Supply current	Off-state - standby; $IN_A = IN_B = 0$ ; $SEL_0 = 0$ ; $PWM = 0$ ; $V_{CC} = 13 V$ ; $T_j = 125  ^{\circ}C$			3	μΑ
		Off-state (no standby); $IN_A = IN_B = 0$ ; $SEL_0 = 5 V$ ; PWM = 0		2	4	mA
		On-state: $IN_A$ or $IN_B = 5$ V; PWM = 0 V or PWM=5 V; $SEL_0 = X$		3.5	6	mA
t <sub>D_sdby</sub> <sup>(1)</sup>	Standby mode blanking time	$V_{CC}$ =13 V; $IN_A$ = $IN_B$ = PMW = 0 V; $V_{SEL0}$ from 5 V to 0 V	0.2	1	1.8	ms
D	Static high-side	$I_{OUT} = 3.5 \text{ A}; T_j = 25^{\circ}\text{C}$		42		mΩ
R <sub>ONHS</sub>	resistance	$I_{OUT} = 3.5 \text{ A}; T_j = -40 \text{ to } 150^{\circ}\text{C}$			85	mΩ
D	Static low-side	$I_{OUT} = 3.5 \text{ A}; T_j = 25^{\circ}\text{C}$		30		mΩ
R <sub>ONLS</sub>	resistance	$I_{OUT} = 3.5 \text{ A}; T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$			60	mΩ
V <sub>f</sub>	Free-wheeling diode forward voltage	I <sub>OUT</sub> = -3.5 A; T <sub>j</sub> = 150°C		0.7	0.9	V
I <sub>L(off)</sub>	Off-state output current	IN <sub>A</sub> = IN <sub>B</sub> = 0; PWM = 0; V <sub>CC</sub> = 13 V; T <sub>j</sub> = 25 °C	0		0.5	μA
	of one leg	IN <sub>A</sub> = IN <sub>B</sub> = 0; PWM = 0; V <sub>CC</sub> = 13 V; T <sub>j</sub> = 125 °C	0		3	μA
I <sub>L(off_h)</sub>	Off-state output current of one leg with other HSD on	IN <sub>A</sub> = 0; IN <sub>B</sub> = 5 V; PWM = 0; V <sub>CC</sub> = 13 V	20		60	μΑ



To power on the device from the standby, it is recommended to:

 toggle INA or INB or SEL0 from 0 to 1 first to come out from STBY mode
 toggle PWM from 0 to 1 with a delay of 20 μs
 this avoids any over-stress on the device in case of existing short-to-battery.

Table 7. Logic inputs (IN<sub>A</sub>, IN<sub>B</sub>) ( $V_{CC}$  = 7 V up to 28 V; -40 °C < T<sub>i</sub> < 150 °C)

		3) (VCC - 7 V up to 20 V,	1 1			
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input low level voltage				0.9	V
V <sub>IH</sub>	Input high level voltage		2.1			V
V <sub>IHYST</sub>	Input hysteresis voltage		0.2			V
V <sub>ICL</sub>	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.3		7.2	V
V ICL	input clamp voltage	I <sub>IN</sub> = -1 mA		-0.7		V
I <sub>INL</sub>	Input current	V <sub>IN</sub> = 0.9 V	1			μΑ
I <sub>INH</sub>	Input current	V <sub>IN</sub> = 2.1 V			10	μA
SEL <sub>0</sub> (V <sub>CC</sub> =	= 7 V up to 18 V; -40°C < T <sub>j</sub> <	< 150°C)	•			
V <sub>SELL</sub>	Input low level voltage				0.9	V
I <sub>SELL</sub>	Low level input current	V <sub>SEL</sub> = 0.9 V	1			μΑ
V <sub>SELH</sub>	Input high level voltage		2.1			V
I <sub>SELH</sub>	High level input current	V <sub>SEL</sub> = 2.1 V			10	μA
V <sub>SEL(hyst)</sub>	Input hysteresis voltage		0.2			V
V	1	I <sub>SEL</sub> = 1 mA	5.3		7.5	V
V <sub>SELCL</sub>	Input clamp voltage	I <sub>SEL</sub> = -1 mA		-0.7		V
PWM (V <sub>CC</sub> =	= 7 V up to 28 V; -40°C < T <sub>j</sub> ·	< 150°C)				
V <sub>PWM</sub>	Input low level voltage				0.9	V
I <sub>PWM</sub>	Low level input current	V <sub>PMW</sub> = 0.9 V	1			μA
V <sub>PWM</sub>	Input high level voltage		2.1			V
I <sub>PWMH</sub>	High level input current	V <sub>PMW</sub> = 2.1 V			10	μΑ
V <sub>PWM(hyst)</sub>	Input hysteresis voltage		0.2			V
V	Input clamp voltage	I <sub>PMW</sub> = 1 mA	5.3		7.2	V
V <sub>PMWCL</sub>	mput ciamp voltage	I <sub>PMW</sub> = -1 mA		-0.7		V

Table 8. Switching ( $V_{CC}$  = 13 V,  $R_{LOAD}$  = 3.7  $\Omega$ )

Symbol	Parameter	Parameter Test conditions Mi		Тур.	Max.	Unit
f <sup>(1)</sup>	PWM frequency		0		20	kHz
t <sub>d(on)</sub>	Turn-on delay time	Input rise time < 1µs (see <i>Figure 6</i> )		25		μs
t <sub>d(off)</sub>	Turn-off delay time	Input rise time < 1µs (see <i>Figure 6</i> )		15		μs
t <sub>r</sub>	Rise time	See Figure 5		0.7	1.5	μs
t <sub>f</sub>	Fall time	See Figure 5		0.2	0.5	μs
t <sub>cross</sub>	Low-side turn-on delay time	Input rise time < 1 µs (see Figure 7)	40	140	350	μs

<sup>1.</sup> Parameter guaranteed by design and characterization; not subjected to production test.

10/38 DocID029595 Rev 2



Table 9. Protections and diagnostics ( $V_{CC}$  = 7 V up to 18 V; -40 °C <  $T_j$  < 150 °C)

Symbol	Parameter	Test conditions	Min.		Max.	Unit
V <sub>USD</sub>	Undervoltage shutdown				4	V
V <sub>USDreset</sub>	Undervoltage shutdown reset				5	V
V <sub>USDHyst</sub>	Undervolatge shutdown Hysteresis			0.4		V
I <sub>LIM_H</sub>	High-side current limitation		15	22	30	Α
I <sub>SD_LS</sub>	Shutdown LS current		18	27	36	Α
t <sub>SD_LS</sub>	Time to shutdown for the low-side	$IN_A = 5 \text{ V}; IN_B = 0 \text{ V};$ PWM = 5 V (see <i>Figure 8</i> )		5		μs
V <sub>CL_HSD</sub>	High-side clamp voltage $(V_{CC}$ to $OUT_A = 0$ or $OUT_B = 0)$	I <sub>OUT</sub> = 100 mA; t <sub>clamp</sub> = 1 ms	38	46		V
V <sub>CL_LSD</sub>	Low-side clamp voltage $(OUT_A = V_{CC} \text{ or } OUT_B = V_{CC} \text{ to GND})$	I <sub>OUT</sub> = 100 mA; t <sub>clamp</sub> = 1 ms	38	46		V
T <sub>TSD_HS</sub>	High-side thermal shutdown temperature	IN <sub>x</sub> = 2.1 V	150	175	200	°C
T <sub>TR_HS</sub>	High-side thermal reset temperature		135			°C
T <sub>HYST_HS</sub>	High-side thermal hysteresis (T <sub>SD_HS</sub> - T <sub>R_HS</sub> )			7		°C
T <sub>TSD_LS</sub>	Low-side thermal shutdown temperature	IN <sub>x</sub> = 0 V	150	175	200	°C
V <sub>CL</sub>	Total clamp voltage (V <sub>CC</sub> to GND)	I <sub>OUT</sub> = 100 mA; t <sub>clamp</sub> = 1 ms	38	46	52	V
V <sub>OL</sub>	OFF-state open-load voltage detection threshold	$\begin{split} &\text{IN}_{\text{A}} = \text{IN}_{\text{B}} = 0 \text{ V; PWM} = 0; \\ &\text{V}_{\text{SEL0}} = 5 \text{ V for CHA;} \\ &\text{V}_{\text{SEL0}} = 0 \text{ V and within} \\ &\text{t}_{\text{d\_stby}} \text{ for CHB} \end{split}$	2	3	4	V
I <sub>L(off2)</sub>	OFF-state output sink current	$\begin{split} &\text{IN}_{\text{A}} = \text{IN}_{\text{B}} = 0; \ \text{V}_{\text{OUT}} = \text{V}_{\text{OL}}; \\ &\text{PWM} = 0 \ \text{V}; \\ &\text{V}_{\text{SEL0}} = 5 \ \text{V} \ \text{for CHA}; \\ &\text{V}_{\text{SEL0}} = 0 \ \text{V} \ \text{and within} \\ &\text{t}_{\text{d\_stby}} \ \text{for CHB} \end{split}$	-100		-15	μA
t <sub>DSTKON</sub>	OFF-state diagnostic delay time from falling edge of INPUT (see Figure 4)	IN <sub>A</sub> = 5 V to 0 V; IN <sub>B</sub> = 0; V <sub>SEL0</sub> = 5 V; PWM = 0; I <sub>OUT</sub> = 0 A; V <sub>OUTA</sub> = 4 V	40	140	350	μs



Table 9. Protections and diagnostics (V<sub>CC</sub> = 7 V up to 18 V; -40 °C <  $T_j$  < 150 °C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>D_VOL</sub>	OFF-state diagnostic delay time from rising edge of V <sub>OUT</sub> (see Figure 11)	$\begin{split} &\text{IN}_{\text{A}} = \text{IN}_{\text{B}} = 0 \text{ V; PWM} = 0; \\ &\text{V}_{\text{OUTx}} = 0 \text{ V to 4 V;} \\ &\text{V}_{\text{SEL0}} = 5 \text{ V for CHA;} \\ &\text{V}_{\text{SEL0}} = 0 \text{ V and within} \\ &\text{t}_{\text{d\_stby}} \text{ for CHB} \end{split}$		5	30	μs
t <sub>LATCH_RST_HS</sub> <sup>(1)</sup>	Input reset time for high side fault unlatch (see Figure 9)	V <sub>INx</sub> = 5 V to 0 V; HSDx faulting	3	10	20	μs
t <sub>LATCH_RST_LS</sub> <sup>(1)</sup>	Input reset time for low side fault unlatch (see Figure 10)	V <sub>INx</sub> = 0 V to 5 V; LSDx faulting	3	10	20	μs

<sup>1.</sup> Parameter guaranteed by design and characterization; not subjected to production test.

Table 10. CS (7 V < V<sub>CC</sub> < 18 V)


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V	Multisense clamp	V <sub>CC</sub> = 18 V; I <sub>SENSE</sub> = -5 mA		11		
V <sub>SENSE_CL</sub>	voltage	V <sub>CC</sub> = 18 V; I <sub>SENSE</sub> = 5 mA	-13		-9	V
Κ <sub>0</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT}$ = 0.05 A; $V_{SENSE}$ = 0.5 V; $T_j$ = -40°C to 150°C	665			
K <sub>1</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT}$ = 0.2 A; $V_{SENSE}$ = 0.5 V; $T_j$ = -40°C to 150°C	1083	1900	2716	
K <sub>2</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 3.5 A; V <sub>SENSE</sub> = 4 V; T <sub>j</sub> = -40°C to 150°C	1315	1540	1779	
K <sub>3</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 5.5 A; V <sub>SENSE</sub> = 4 V; T <sub>j</sub> = -40°C to 150°C	1357	1540	1727	
$dK_0/K_0^{(1)(2)}$	Analog sense current drift	$I_{OUT}$ = 0.05 A; $V_{SENSE}$ = 0.5 V; $T_j$ = -40°C to 150°C	-25		25	%
dK <sub>1</sub> /K <sub>1</sub> <sup>(1)(2)</sup>	Analog sense current drift	I <sub>OUT</sub> = 0.2 A; V <sub>SENSE</sub> = 0.5 V; T <sub>j</sub> = -40°C to 150°C	-21		21	%
dK <sub>2</sub> /K <sub>2</sub> <sup>(1)(2)</sup>	Analog sense current drift	I <sub>OUT</sub> = 3.5 A; V <sub>SENSE</sub> = 4 V; T <sub>j</sub> = -40°C to 150°C	-5		5	%
$dK_3/K_3^{(1)(2)}$	Analog sense current drift	I <sub>OUT</sub> = 5.5 A; V <sub>SENSE</sub> = 4 V; T <sub>j</sub> = -40°C to 150°C	-4		4	%
V <sub>SENSESAT</sub>	Max analog sense output voltage	$V_{CC} = 7$ ; $R_{SENSE} = 10 \text{ k}\Omega$ ; $V_{SEL0} = 5 \text{ V}$ ; $I_{OUTA} = 5.5 \text{ A}$ ; $V_{INA} = 5 \text{ V}$ ; $PWM = 0$ ; $T_j = 150^{\circ}\text{C}$	5			V
I <sub>SENSE_SAT</sub> (2)	CurrentSense saturation current	V <sub>CC</sub> = 13 V; V <sub>INA</sub> = 5 V; V <sub>INB</sub> = 0 V; V <sub>SENSE</sub> = 4 V; V <sub>SEL0</sub> = 5 V; T <sub>j</sub> = 150°C	4.6			mA
I <sub>OUT_SAT</sub> <sup>(2)</sup>	Output saturation current	$V_{CC} = 13 \text{ V; } V_{SENSE} = 4 \text{ V;}$ $V_{INA} = 5 \text{ V; } V_{INB} = 0 \text{ V;}$ $V_{SEL0} = 5 \text{ V; } T_j = 150 ^{\circ}\text{C}$	8			А

12/38 DocID029595 Rev 2

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>OUT_MSD</sub> <sup>(2)</sup>	Output Voltage for MultiSense shutdown	$V_{INA} = 5 \text{ V}; V_{INB} = 0 \text{ V};$ $V_{SEL0} = 5 \text{ V}; R_{SENSE} = 2.7 \text{ k}\Omega;$ $I_{OUT} = 3.5 \text{ A}$		5		V
		$I_{OUT} = 0 \text{ A; } V_{SENSE} = 0 \text{ V;}$ $IN_x = 0 \text{ V; } SEL_0 = 0;$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C (Standby)}$	0		0.5	μΑ
I <sub>SENSE0</sub>	CS leakage current	$I_{OUT} = 0 \text{ A; } V_{SENSE} = 0 \text{ V;}$ $IN_x = 0 \text{ V; } SEL_0 = 5 \text{ V;}$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$ (No Standby)	0		0.5	μΑ
		IN <sub>x</sub> = 5 V; PWM = 5 V; I <sub>OUT</sub> = 0 A; T <sub>j</sub> = -40°C to 150°C	0		5	μA
V <sub>SENSEH</sub>	CS output voltage in fault condition	$\begin{split} &V_{CC} = 13 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega; \\ &- \text{ E.g: Out}_{A} \text{ in open-load:} \\ &V_{INA} = 0 \text{ V; } I_{OUTA} = 0 \text{ A;} \\ &V_{OUTA} = 4 \text{ V; } V_{SEL0} = 5 \text{ V} \end{split}$	5		7	>
I <sub>SENSEH</sub>	CS output current in fault condition	9 V < V <sub>CC</sub> < 18 V; V <sub>SENSE</sub> = V <sub>SENSEH</sub>	10	20	30	mA

Table 10. CS (7 V < V<sub>CC</sub> < 18 V) (continued)

2. Parameter guaranteed by design and characterization; not subjected to production test.



577

<sup>1.</sup> Analog sense current drift is deviation of factor K for a given device over (-40 °C to 150 °C and 9 V <  $V_{CC}$  < 18 V) with respect to its value measured at  $T_j$  = 25 °C,  $V_{CC}$  = 13 V.






Figure 5. Definition of the low-side switching times









Figure 7. Low-side turn-on delay time









Figure 9. Input reset time for HSD - fault unlatch








Figure 11. OFF-state diagnostic delay time from rising edge of  $V_{OUT}$  ( $t_{D\ VOL}$ )



Table 11. Operative condition - truth table

	Pin status						HSDs and LDSs status				
INA	IN <sub>B</sub>	SEL <sub>0</sub>	PWM	PWM CS		LSDA	HSDB	LSDB			
1	1	1	х	Current Monitoring HSDA	On	Off	On	Off			
'	1	0	^	Current Monitoring HSDB	On	Oii	On	Oii			
1	0	1	1	Current Manitoring HSDA	On	Off	Off	On			
!	U	'	0	Current Monitoring HSDA	On	Off	Off	Off			
1	0	0	1	Hi-Z	On	Off	Off	On			
!	U		0	0	On	Off	Off	Off			
0	1	1	1	Hi-Z	Off	On	On	Off			
0	l	'	0	ПІ-Д	Off	Off	On	Off			
0	1	0	1	Current Monitoring HSDB	Off	On	On	Off			
0	l		0	Current Monitoring HSDB	Off	Off	On	Off			
0	0	1	1	Hi-Z	Off	On	Off	On			
	0 0	0	0	<b>'</b>	I II-Z	Oii	OII	Oii			
0	0	1	0	x <sup>(1)</sup>	Off	Off	Off	Off			
	U	0 <sup>(2)</sup>		X'''	Off	Off	Off	Off			

<sup>1.</sup> Refer to Table 13: Off-state -truth table

Table 12. On-state fault conditions- truth table

D	igital lı	nput pi	ns	cs	Comment
INA	INB	PWM	SEL0	03	Comment
0	0	1	0	VsenseH	LSB protection triggered; LSB latched off
0	0	1	1	VsenseH	LSA protection triggered; LSA latched off
0	1	Х	0	VsenseH	HSB protection triggered; HSB latched off
0	1	1	1	VsenseH	LSA protection triggered; LSA latched off
1	0	1	0	VsenseH	LSB protection triggered; LSB latched off
1	0	Х	1	VsenseH	HSA protection triggered; HSA latched off
1	1	Х	0	VsenseH	HSB protection triggered; HSB latched off
1	1	Х	1	VsenseH	HSA protection triggered; HSA latched off

Note: Other logic combinations on digital input pins not reported on the above table don't allow to detect a latched off channel.

18/38 DocID029595 Rev 2

<sup>2.</sup> For  $IN_A = IN_B = SEL_0 = PWM = 0$ , the device enters in standby after  $T_{D\_sdby}$ 

Table 13. Off-state -truth table

INA	INB	SEL <sub>0</sub>	PWM	Out <sub>A</sub>	Out <sub>B</sub>	cs	Description		
Off-s	tate d	iagnost	ic						
	1	1	1	1		V <sub>outA</sub> >V <sub>OL</sub>	x	V <sub>SENSEH</sub>	Case 1. Out <sub>A</sub> shorted to V <sub>CC</sub> if no pull-up is applied Case 2. No open-load in full bridge configuration with an external pull-up on Out <sub>B</sub> Case 3. open-load in half bridge configuration with an external pull-up on Out <sub>A</sub> (motor connected between Out <sub>A</sub> and Ground)
			0	V <sub>outA</sub> <v<sub>OL</v<sub>	x	Hi-Z	Case 1. Open-load in full Bridge configuration with an external pull-up on Out <sub>B</sub> Case 2. No open-load in half Bridge configuration with external pull-up on Out <sub>A</sub> (motor connected between Out <sub>A</sub> and Ground)		
0	0	0(1)(2)		Х	V <sub>outB</sub> >V <sub>OL</sub>	V <sub>SENSEH</sub>	Case 1. Out <sub>B</sub> shorted to V <sub>CC</sub> if no pull-up is applied Case 2. No open-load in full bridge configuration with external pull-up on Out <sub>A</sub> Case 3. Open-load in half bridge configuration with external pull-up on Out <sub>B</sub> (motor connected between Out <sub>B</sub> and Ground)		
					Х	V <sub>outB</sub> <v<sub>OL</v<sub>	Hi-Z	Case1. Open-load in full Bridge configuration with an external pull-up on Out <sub>A</sub> Case 2. No open-load in half Bridge configuration with external pull-up on Out <sub>B</sub> (motor connected between Out <sub>B</sub> and Ground)	

<sup>1.</sup> The device enters standby mode after  $T_{D\_sdby}$ 

<sup>2.</sup> To power on the device from the standby, it is recommended to toggle INA or INB from 0 to 1 first and then PWM from 0 to 1 to avoid any over-stress on the device in case of short-to-battery.

### 2.4 Waveforms

Figure 12. Normal operative conditions





Figure 13. OUT shorted to ground and short clearing






Figure 14. OUT shorted to Vcc and short clearing




### 3 **Application information**

Here following there is the typical application schematic suggested for a proper operation of the device in DC or PWM conditions.

Reg 5V

Figure 15. Application schematic with reverse battery protection connected to Vbatt








Figure 17. Suggested PCB layout

Note:

PCB layout recommendation:

Optimized connection (short) between Drain LSD and Source HSD Optimized GNDa and GNDb connection (symmetric connection)

### 3.1 Reverse battery protection

Three possible solutions can be considered:

- A Schottky diode D connected to V<sub>CC</sub> pin
- An N-channel MOSFET connected to the GND pin
- A P-channel MOSFET connected to the V<sub>CC</sub> pin

In case the reverse battery protection is not present, the device sustains no more than -15 A because of the two Body diodes of the Power MOSFETs. Additionally, in reverse battery condition the I/Os of the device is pulled down to the  $V_{CC}$  line (approximately -1.5 V).

Series resistor must be inserted to limit the current sunk from the microcontroller I/Os. If  $I_{Rmax}$  is the maximum target reverse current through microcontroller I/Os, series resistor is:

$$R = \frac{V_{IOs} - V_{CC}}{I_{Rmax}}$$

# 3.2 OFF-state open-load detection – External circuitry dimensioning

The detection of an open-load in off state requires an external circuitry to be connected between Output and  $V_{\text{BATT}}$ .

For the detection it is necessary to put one network on each leg in case of Half Bridge operation or one network on one of the output in case of full bridge (see *Table 13: Off-state -truth table*).

The external circuitry is made up by an external pull-up resistor  $R_{pull\_up}$  connecting the output to a positive supply voltage  $V_{PU}$  ( $V_{Batt}$ ).



It is preferable to switch-off V<sub>PU</sub> by using an external pull\_up switch to reduce the overall standby current during he module standby mode.

 $R_{pull\_up}$  must be dimensioned to ensure that in normal operative conditions  $V_{OUT} > V_{OLmax}$ .

To satisfy this condition the  $R_{pull\ up}$  must be selected according to:

• if the device is used in half bridge configuration, the equation is:

$$R_{pull\_up} < \frac{V_{BATTmin} - V_{OLmax}}{I_{L(off2)min[@VOLmax]}}$$

• if the device is used in H-bridge configuration, the equation is:

$$R_{pull\_up} < \frac{V_{BATTmin} - V_{OLmax}}{2 \times I_{L(off2)min[@VOLmax]}}$$

### 3.3 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the  $V_{CC}$  pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in *Table 14*.

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through  $V_{\rm CC}$  and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Table 14. ISO 7637-2 - electrical transient conduction along supply line

Test Pulse 2011(E)	Test pulse severity level with Status II functional performance status		Minimum number of pulses or test time	Burst cycle / pulse repetition time		Pulse duration and pulse generator internal impedance		
	Level	U <sub>s</sub> <sup>(1)</sup>	uiiie	min	max			
1	III	-112 V	500 pulses	0,5 s		2ms, 10 Ω		
2a	III	+55 V	500 pulses	0,2 s	5 s	50μs, 2 Ω		
3a	IV	-220 V	1h	90 ms	100 ms	0.1μs, 50 Ω		
3b	IV	+150 V	1h	90 ms	100 ms	0.1μs, 50 Ω		
4 <sup>(2)</sup>	IV	-7 V	1 pulse			100ms, 0.0 1Ω		
Load dump according to ISO 16750-2:2010								
Test B <sup>(3)</sup>		40 V	5 pulse	1 min		400 ms, 2 Ω		

<sup>1.</sup> U<sub>S</sub> is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.


577

24/38 DocID029595 Rev 2

- 2. Test pulse from ISO 7637-2:2004(E).
- 3. With 40 V external suppressor referred to ground (-40 $^{\circ}$ C < T<sub>i</sub> < 150 $^{\circ}$ C).

## 3.4 Device configurations

Figure 18. Half-bridge configuration (case a)



Note:

The VNH7070BAS can be used in half bridge configuration as the two legs can be independently driven. The SEL0 pin can be used to address the diagnostic on the CS according to the operative truth table.




Figure 19. Half-bridge configuration (case b)

Note:

The VNH7070BAS can be used in applications where an half-bridge with a resistance of 50 m $\Omega$  per leg is needed.




Figure 20. Multi-motors configuration


Note:

The VNH7070BAS can easily be designed in multi motor driving configuration in the applications where only one motor at a time must be activated. The SEL0 pin can be used to read the diagnostic on the CS according to the operative truth table.

## 4 Package and PCB thermal data

### 4.1 SO16-N thermal data

Figure 21. PCB layout (top and bottom): footprint, 2+2+2 cm<sup>2</sup>, 8+8+8 cm<sup>2</sup>



Cu coverage on top layer: 90%

Cu on mid1 layer: full coverage

Cu on mid2 layer: full coverage

Cu coverage on bottom layer: 90%

GAPG2909150915CFT

Figure 22. PCB 4 layer

Note:

Board finish thickness 1.6 mm +/- 10%; Board double layer and four layers; Board dimension 77x86 mm; Board Material FR4; Cu thickness 0.070mm (outer layers); Cu thickness 0.035mm (inner layers); Thermal vias separation 1.2 mm; Thermal via diameter 0.3 mm +/- 0.08 mm; Cu thickness on vias 0.025 mm.

### 4.2 Package thermal data

### 4.2.1 Thermal characterization in steady state conditions




Figure 23. Chipset configuration in steady state conditions




Figure 24. Auto and mutual R<sub>thj-amb</sub> vs. PCB heat-sink area in open box free air condition

Table 15. Thermal model for junction temperature calculation in steady-state conditions

Chip 1	Chip 2	Chip 3	Tjchip1	Tjchip2	Tjchip3	
ON	OFF	ON	P <sub>dchip1</sub> • R <sub>thA</sub> + P <sub>dchip3</sub> • R <sub>thAC</sub> + T <sub>amb</sub>	P <sub>dchip1</sub> • R <sub>thAB</sub> + P <sub>dchip3</sub> • R <sub>thBC</sub> + T <sub>amb</sub>	P <sub>dchip1</sub> • R <sub>thAC</sub> + P <sub>dchip3</sub> • R <sub>thC</sub> + T <sub>amb</sub>	
ON	ON	OFF	P <sub>dchip1</sub> • R <sub>thA</sub> + P <sub>dchip2</sub> • R <sub>thAB</sub> + T <sub>amb</sub>	P <sub>dchip1</sub> • R <sub>thAB</sub> + P <sub>dchip2</sub> • R <sub>thB</sub> + T <sub>amb</sub>	P <sub>dchip1</sub> • R <sub>thAC</sub> + P <sub>dchip2</sub> • R <sub>thBC</sub> + T <sub>amb</sub>	
ON	OFF	OFF	P <sub>dchip1</sub> • R <sub>thA</sub> + T <sub>amb</sub>	P <sub>dchip1</sub> • R <sub>thAB</sub> + T <sub>amb</sub>	P <sub>dchip1</sub> • R <sub>thAC</sub> + T <sub>amb</sub>	
ON	ON	ON	P <sub>dchip1</sub> • R <sub>thA</sub> + (P <sub>dchip2</sub> + P <sub>dchip3</sub> ) • R <sub>thAB</sub> + T amb	$\begin{array}{c} P_{dchip2} \cdot R_{thB} + P_{dchip1} \cdot \\ R_{thAB} + P_{dchip3} \cdot R_{thBC} \\ + T_{amb} \end{array}$	P <sub>dchip1</sub> • R <sub>thAB</sub> + P <sub>dchip2</sub> • R <sub>thBC</sub> + P <sub>dchip3</sub> • R <sub>thC</sub> + T <sub>amb</sub>	

### 4.2.2 Thermal characterization during transients

$$T_{hs} = Pd_{hs} \cdot Z_{hs} + Z_{hsls} \cdot (Pd_{lsA} + Pd_{lsB}) + T_{amb}$$

$$T_{lsA} = Pd_{lsA} \cdot Z_{ls} + Pd_{hs} \cdot Z_{hsls} + Pd_{lsB} \cdot Z_{lsls} + T_{amb}$$

$$T_{lsB} = Pd_{lsB} \cdot Z_{ls} + Pd_{hs} \cdot Z_{hsls} + Pd_{lsA} \cdot Z_{lsls} + T_{amb}$$







Figure 25. HSD thermal impedance junction ambient single pulse








Figure 27. Electrical equivalent model

Table 16. Thermal parameters

Area/island		41 aver DCD		
(cm <sup>2</sup> )	FP	2	8	4Layer PCB
R1 (°C/W)	2.4	2.4	2.4	2.4
R2 (°C/W)	12	12	12	12
R3 (°C/W)	30	25	25	30
R4 (°C/W)	42	12	12	5
R5 (°C/W)	85	45	30	17
R6 (°C/W)	2.4	2.4	2.4	2.4
R7 (°C/W)	4	4	4	4
R8 (°C/W)	12	12	12	12
R9 (°C/W)	30	30	30	42
R10 (°C/W)	68	52	48	10
R11 (°C/W)	75	80	60	26
R12 (°C/W)	4	4	4	4
R13 (°C/W)	12	12	12	12
R14 (°C/W)	30	30	30	42
R15 (°C/W)	68	52	48	10
R16 (°C/W)	75	80	60	26
R17 (°C/W)	120	100	100	100
R18 (°C/W)	120	100	100	100
R19 (°C/W)	180	170	170	170
R20 (°C/W)	180	170	170	170



Table 16. Thermal parameters (continued)

Area/island (cm <sup>2</sup> )	2Layer PCB			41 202
	FP	2	8	4Layer PCB
C1 (W·s/°C)	0.0008	0.0008	0.0008	0.0008
C2 (W·s/°C)	0.01	0.01	0.01	0.01
C3 (W·s/°C)	0.08	0.1	0.1	0.1
C4 (W·s/°C)	0.2	0.5	1	1
C5 (W·s/°C)	1.5	2	6	12
C6 (W·s/°C)	0.0008	0.0008	0.0008	0.0008
C7 (W·s/°C)	0.001	0.001	0.001	0.001
C8 (W·s/°C)	0.012	0.012	0.012	0.012
C9 (W·s/°C)	0.05	0.05	0.05	0.05
C10 (W·s/°C)	0.08	0.1	0.2	0.5
C11 (W·s/°C)	1	2.5	3	6
C12 (W·s/°C)	0.001	0.001	0.001	0.001
C13 (W·s/°C)	0.012	0.012	0.012	0.012
C14 (W·s/°C)	0.05	0.05	0.05	0.05
C15 (W·s/°C)	0.08	0.1	0.2	0.5
C16 (W·s/°C)	1	2.5	3	6

## 5 Package and packing information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="www.st.com">www.st.com</a>.

ECOPACK® is an ST trademark.

### 5.1 SO-16N mechanical data




Table 17. SO-16N mechanical data

Symbol	Millimeters		
	Min.	Тур.	Max.
A			1.75
A1	0.10		0.25
A2	1.25		
b	0.31		0.51
С	0.17		0.25
D	9.80	9.90	10.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
е		1.27	
h	0.25		0.50
L	0.40		1.27
k	0°		8°
ccc			0.1

## 5.2 SO-16N packing information

Access Hole at Slot Location (Ø40 mm min.)

If present, tape slot in core for tape start: 2.5 mm min. width x 10.0 mm min. depth

TAPG2004151655CFT

Table 18. Reel dimensions

Description	Value <sup>(1)</sup>
Base quantity	2500
Bulk quantity	2500
A (max)	330
B (min)	1.5
C (+0.5, -0.2)	13
D (min)	20.2
N	100
W1 (+2 /-0)	16.4
W2 (max)	22.4

<sup>1.</sup> All dimensions are in mm.

Figure 30. SO-16N rearrier tape




Table 19. SO-16N carrier tape dimensions


Description	Value
A <sub>0</sub>	6.55 ± 0.1
B <sub>0</sub>	10.38 ± 0.1
Ko	2.10 ± 0.1
K <sub>1</sub>	1.80 ± 0.1
F	7.50 ± 0.1



Table 19. SO-16N carrier tape dimensions (continued)


Description	Value	
P <sub>1</sub>	8.00 ± 0.1	
W	16.00 ± 0.3	

Figure 31. SO-16N schematic drawing of leader and trailer tape



### 5.3 SO-16N marking information

Figure 32. SO-16N marking information



Parts marked as 'ES' are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

36/38 DocID029595 Rev 2

VNH7070BAS Revision history

# 6 Revision history

Table 20. Document revision history

Date	Revision	Changes
23-Aug-2016	1	Initial release.
24-Mar-2017	2	Document status promoted from target specification to production data.  Updated:  - V <sub>CCmax</sub> value in cover page;  - Added as first feature "AEC-Q100 qualified" in cover page;  - Note 1 of the <i>Table 6: Power section on page 9;</i> - <i>Table 10: CS (7 V &lt; V<sub>CC</sub> &lt; 18 V) on page 12</i> , I <sub>SENSEH</sub> parameter;  - <i>Table 12: On-state fault conditions- truth table on page 18;</i> - <i>Figure 25, Figure 26</i> and <i>Figure 27;</i> - <i>Table 16: Thermal parameters on page 31.</i>

### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

47/