Design Rules Verification Report

Filename: C:\Users\a\Desktop\Rollmech_Hardware_Files\Rollmech_Design_Files_Rollmech__loTProject_\V1.1\loTProject_\V1.1\loTProject_\V1.1\cspace PcbDoc

Warnings 0 Rule Violations 0

Warnings	
Total	0
Rule Violations	
Short-Circuit Constraint (Allowed=No) (All),(All)	0

Un-Routed Net Constraint ((All)) Clearance Constraint (Gap=0.2mm) (All),(All) Power Plane Connect Rule(Relief Connect)(Expansion=0.5mm) (Conductor Width=0.3mm) (Air Gap=0.2mm) Width Constraint (Min=0.2mm) (Max=3mm) (Preferred=0.3mm) (All) Routing Layers(All) Routing Via (MinHoleWidth=0.3mm) (MaxHoleWidth=0.6mm) (PreferredHoleWidth=0.3mm) (MinWidth=0.3mm) Component Clearance Constraint (Horizontal Gap = 0.254mm, Vertical Gap = 0.254mm) (All),(All) Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All) Pads and Vias to follow the Drill pairs settings Hole Size Constraint (Min=0.3mm) (Max=3.5mm) (All) Differential Pairs Uncoupled Length using the Gap Constraints (Min=0.254mm) (Max=0.254mm) (Prefered=0.254mm) Hole To Hole Clearance (Gap=0.254mm) (All),(All) Minimum Solder Mask Sliver (Gap=0mm) (All),(All) Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All) Silk to Silk (Clearance=0.2mm) (All),(All) Unpoured Polygon (Allow unpoured: False) Total

Thursday 9 Jan 2020 8:51:06 AN, Page 1 of i