by Sutherland HDL, Inc., Portland, Oregon © 2012 www.sutherland-hdl.com

DAC - 2012 SystemVerilog Birds of a Feather

A Summary of Changes in the Proposed System Verilog-2012 Standard

by Stuart Sutherland





Training Engineers to be SystemVerilog wizards
www.sutherland-hdl.com



Verilog/SystemVerilog Evolution








- SystemVerilog is continuing to evolve as the complexity of design and verification evolves
- The proposed SystemVerilog-2012 standard includes...
 - 31 new features added to the language
 - 60 clarifications to existing language features
 - 71 corrections (typos, English grammar, punctuation, etc.)
 - Dozens of minor editorial corrections (font usage, punctuation)


The focus of this presentation is on the 31 new language features, and how those features can help make writing complex verification testbenches simpler or more efficient


Presented at the Design Automation Conference (DAC), June 5, 2012 Copyright 2012, Stuart Sutherland, Sutherland HDL, Inc.


by Sutherland HDL, Inc., Portland, Oregon © 2012 www.sutherland-hdl.com


3 of 24 SUTHERLAND **Finding the Full Details** training engineers to be HDI www.sutherland-hdl.com All changes considered for the IEEE standard are tracked in an online data base called "Mantis" The enhancements on the following slides contain a "mantis number" The data base entry for that number contains the details for each new SystemVerilog feature The online data base can be accessed at: www.verilog.org/svdb Click on the Login link Username: quest Password: quest In the Projects box, select SystemVerilog P1800























by Sutherland HDL, Inc., Portland, Oregon © 2012 www.sutherland-hdl.com

User-Defined Net Types / Typeless Netlists

13 of 24

SUTHERLAND

training engineers to be HD
Verling and SystemVerling wixands
www.sutherland-hdl.com

These new features are important for mixed signal designs!



Mantis 3398

- Before...
 - Engineers could only create user-defined types based on variables
- SystemVerilog-2012
 - Adds ability to create user-defined net types based on net types
 - Can define custom nets for 2-state and floating point values
 - Can define custom resolution functions for multi-driver logic
- Before...

Mantis 3724

- Netlists had to be hardcoded to only use specific net types
- SystemVerilog-2012
 - Adds a generic net that infers its type from lower-level connections
 - Enables using configurations to select design versions (e.g. digital or analog versions of a module) without modifying the netlist

resented at the Design Automation Conference (DAC), June 5, 2012 Copyright 2012, Stuart Sutherland, Sutherland HDL, Inc.

Coverpoint Variables / bins...with() Construct / Coverage Functions




These 3 enhancements can help improve coverage specs and goals!


- Before...
 - Coverpoint labels could not be used in expressions
 - Coverage expressions could not call functions
 - Coverage bins could not easily exclude specific values
- SystemVerilog-2012
 - Coverpoint labels are variables that can be used in expressions
 - Coverage expressions can call functions (eliminates duplicate code used by multiple coverpoints)
 - A bins...with() construct can be used to exclude values in a bin that would not be of interest in a test


```
a: coverpoint data {
  bins mod16[] = {[0:255]} with (item % 16 == 0);
}
```


mod16 only tracks values that are evenly divisible by 16 ("item" is a variable that is built into bins...with())


Presented at the Design Automation Conference (DAC), June 5, 2012 Copyright 2012, Stuart Sutherland, Suth














by Sutherland HDL, Inc., Portland, Oregon © 2012 www.sutherland-hdl.com



- The SystemVerilog Verification Procedural Interface (VPI) supported constructs in the SystemVerilog-2009 standard
- SystemVerilog-2012
 - The VPI was enhanced to support the new features added in SystemVerilog-2012
 - VPI support for soft constraints
 - VPI access added to the built-in process class
 - VPI transition to typespecs added to named events
 - VPI join type property added to the Scope diagram
 - Many other minor enhancements and clarifications were made to the SystemVeriog-2012 VPI

Presented at the Design Automation Conference (DAC), June 5, 2012 Copyright 2012, Stuart Sutherland, Sutherland HDL, Inc.



- In what ways will these 31 new features be useful in your projects?
 - OOP enhancements
 - Typed new() constructors
 - Nonblocking assignments
 - Multiple inheritance
 - Constrained random enhancements
 - Soft constraints
 - Uniqueness constraints
 - Programming enhancements
 - Parameterized tasks and functions
 - Parameterized user-defined types
 - Untyped arguments in let constructs
 - var type() in for-loops
 - ref arguments with dynamic arrays
 - \$countbits system function
 - begin_keywords 1800-2012
 - Mixed-signal enhancements
 - User-defined net types
 - Typeless netlist connections

- Coverage enhancements
 - Coverpoint variables
 - bins...with() expressions
 - Coverage functions
- Assertion enhancements
 - More assertion data types
 - More sampled value data types
 - Testing static class properties
 - Global clock redefined
 - Inferred clocks in sequences
 - Sequence method expressions
 - Final deferred immediate assertions
 - Fine-grained assertion control
- Checker enhancements
 - Checker Output Arguments
 - More Checker Programming
- VPI enhancements
 - 4+ extensions to support new features

Presented at the Design Automation Conference (DAC), June 5, 2012 Copyright 2012, Stuart Sutherland, Sutherland HDL, Inc.

by Sutherland HDL, Inc., Portland, Oregon © 2012 www.sutherland-hdl.com

About the Author



- Mr. Stuart Sutherland
 - Has been using Verilog and SystemVerilog since 1988
 - Worked as a design engineer on military flight simulators
 - Applications Engineer for Gateway Design Automation, the founding company of Verilog
 - Editor of the IEEE SystemVerilog standard (and every previous version of the Verilog and SystemVerilog standards)
 - Author of books on Verilog, SystemVerilog and the Verilog PLI
 - Involved in the IEEE 1364 Verilog and IEEE 1800 SystemVerilog standardization
 - President of Sutherland HDL, Inc. a company specializing in expert Verilog/SystemVerilog consulting and training services (founded in 1992)

Expert SystemVerilog Training



A copy of this presentation is available at www.sutherland-hdl.com/papers

- Sutherland HDL, Inc. provides SystemVerilog training
 - ✓ SystemVerilog for Design and Synthesis
 - ✓ SystemVerilog for Verification
 - ✓ SystemVerilog Assertions
 - √ SystemVerilog UVM
 - All training workshops are available on-site and as online eTutored™ training
 - Sutherland HDL instructors are expert trainers and experienced design and verification engineers

visit www.sutherland-hdl.com for workshop descriptions

Sutherland HDL helps

engineers become true SystemVerilog wizards!