by Sunburst Design, Beaverton, Oregon, © 2009



1 of 59

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard

Presented by





CLIFFORD E. CUMMINGS

SUNBURST DESIGN, INC. CLIFFC@SUNBURST-DESIGN.COM WWW.SUNBURST-DESIGN.COM STUART SUTHERLAND
SUTHERLAND HDL, INC.
STUART@SUTHERLAND-HDL.COM

WWW.SUTHERLAND-HDL.COM



© 2009, Sunburst Design, Inc

50+ Major Enhancements in SystemVerilog-2009...

2 of 59 Sunburst Design

• Part 1:



Cliff Cummings of Sunburst Design presents the details on the major new features in SystemVerilog-2009 that involve hardware models and testbench models

- www.sunburst-design.com/papers/
 DAC2009_SystemVerilog_Update_Part1_SunburstDesign.pdf
- Part 2:





Stu Sutherland of **Sutherland HDL** presents the details on the major new features in SystemVerilog-2009 that involve **SystemVerilog Assertions**

www.sutherland-hdl.com/papers/
DAC2009_SystemVerilog_Update_Part2_SutherlandHDL.pdf


© 2009, Sunburst Design, Inc.


by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009






by Sunburst Design, Beaverton, Oregon, © 2009






by Sunburst Design, Beaverton, Oregon, © 2009




```
12 of 59
Mantis 1641
                                         In SystemVerilog2005
module tb;
                                   $fatal/$error/$warning/$info
                                     could only be used in assertions
  function void check_output;
    if (cb1.y===exp) $display("PASS: y=%h exp=%h", y, exp);
    else
                    $display("FAIL: y=%h exp=%h", y, exp);
  endfunction
endmodule
                                           In SystemVerilog2009
module tb;
                                    $fatal/$error/$warning/$info
                                  can be used anywhere $display can be used
  function void check_output;
    if (cb1.y===exp) $info ("PASS: y=%h exp=%h", y, exp);
                    $fatal("FAIL: y=%h exp=%h", y, exp);
    else
  endfunction
endmodule
2009, Sunburst Design, Inc.
```


by Sunburst Design, Beaverton, Oregon, © 2009






by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009

```
17 of 59
.name Instantiation & Unconnected Ports
Mantis 1660
module alu accum (
  output [15:0] dataout,
                                                           Legal (but not required):
  input
          [7:0] ain, bin,
                                                           list unconnected ports
  input
         [2:0] opcode,
  input
                clk, rst n):
          [7:0] alu_out;
  wire
              (.alu_out, .zero(), .one(), .ain, .bin, .opcode);
  accum accum (.dataout(dataout[7:0]), .datain(alu_out), .clk, .rst_n);
  xtend xtend (.dout(dataout[15:8]), .din(alu_out[7]), .clk, .rst_n);
endmodule
                                                                  Legal:
                                                          omit unconnected ports
              (.alu_out, .ain, .bin, .opcode);
  accum accum (.dataout(dataout[7:0]), .datain(alu_out), .clk, .rst_n);
                                                             Legal (but WRONG!):
                                                          omit design port (alu_out)
              (.ain, .bin, .opcode);
  alu
       alu
  accum accum (.dataout(dataout[7:0]), .datain(alu_out), .clk, .rst_n);
                                          Another good reason to avoid using .name
2009, Sunburst Design, Inc
```





by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009






by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009







by Sunburst Design, Beaverton, Oregon, © 2009





by Sunburst Design, Beaverton, Oregon, © 2009





by Sunburst Design, Beaverton, Oregon, © 2009

SDF Annotation of \$timeskew & \$fullskew

59 of 59

Sunburst Design

Mantis 1140

· Verilog-2001 added the timing skew checks

\$timeskew
\$fullskew

 SystemVerilog-2009 defines how these checks are annotated from SDF files

© 2009, Sunburst Design, Inc.



SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard
Part 1

Presented by



CLIFFORD E. CUMMINGS

SUNBURST DESIGN, INC. CLIFFC@SUNBURST-DESIGN.COM WWW.SUNBURST-DESIGN.COM





STUART SUTHERLAND SUTHERLAND HDL, INC.

STUART@SUTHERLAND-HDL.COM WWW.SUTHERLAND-HDL.COM

© 2009, Sunburst Design, Inc