A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

Adopting the SystemVerilog Universal Verification Methodology (UVM)

An in-depth examination of what's inside a UVM testbench, and what is needed to be successful at adopting UVM

by Stuart Sutherland

SUTHERLAND H_D,



Training Engineers to be SystemVerilog wizards



www.sutherland-hdl.com

contains proprietary, confidential and copyrighted material of Sutherland HDL, Inc.

Adopting the SystemVerilog Universal Verification Methodology (UVM)

Copyright © 2016: This seminar handout is the proprietary, confidential and copyrighted material of Sutherland HDL, Inc., Portland, Oregon. All rights reserved. No material from this handout may be duplicated or transmitted by any means or in any form, in whole or in part, without the express written permission of Sutherland HDL, Inc. Much of this seminar handout is excerpted from Sutherland HDL's UVM training materials, first published in 2011 with the title "Mastering the SystemVerilog Universal Verification Methodology (UVM)". Registered 2013.

Intellectual Property License: This seminar handout and associated materials are the Intellectual Property of Sutherland HDL, Inc. They are licensed without transfer of rights for individual use by participants in Sutherland HDL training workshops and seminars only. Sutherland HDL retains full and exclusive title and rights to this Intellectual Property. These materials may not be duplicated or distributed in any form, in whole or in part, without the express written permission of Sutherland HDL.

Sutherland HDL Incorporated 22805 SW 92nd Place Tualatin, OR 97062 USA

phone: +1-503-692-0898 e-mail: info@sutherland-hdl.com web: www.sutherland-hdl.com

printed 26 January 2016

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

Seminar Objectives...




- This seminar will:
 - Discuss the benefits of UVM (and some disadvantages, too)
 - Provide an in-depth overview of what is inside a UVM testbench
 - Examine what it takes to adopt UVM in your next project
- The presentation assumes:
 - You are familiar with the requirements of design verification
 - You are familiar with the SystemVerilog language
 - At least enough to recognize the general idea of code examples
- And the "hidden agenda" we want you to know that ...
 - Sutherland HDL is in the business of training engineers to be




Primary Goals of the UVM Verification Methodology




- Some of the goals of a standard verification methodology are:
 - Reuse. Reuse. Reuse ...
 - Configurable test environments that can be used for many tests
 - Reusable testbench components from project to project
 - Interoperability
 - Verification that works with many types of tools from many vendors
 - Verification Intellectual Property (VIP) models
 - In-house verification code of components that make up a design
 - Commercial verification code for commercial components
 - Separate stimulus generation from stimulus delivery to the DUT
 - The verification team can develop verification code in parallel
 - Best practices
 - A consistent way of using SystemVerilog at all companies
 - And the reason no one talks about... Sell More Verification IP
 - The major EDA companies make a lot of money selling VIP models












A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016


SUTHERLAND **What UVM Provides** training engineers to HDL be SystemVerilog wizards sutherland-hdl.com UVM is SystemVerilog source code that provides: A library of base classes For coding testbench components (drivers, monitors, scoreboards...) A factory For constructing objects and substituting objects Verification phases For synchronizing concurrent processes A reporting mechanism For a consistent way of printing and logging results Transaction-Level Modeling (TLM) For communication between verification components Macros To semi-automate generation of required UVM code UVM requires advanced-level SystemVerilog and OOP programming skills!








A Seminar for Engineering Managers and Lead Verification Engineers





A Seminar for Engineering Managers and Lead Verification Engineers by Sutherland HDL, Inc., Portland, Oregon, © 2016

UVM Phase Tasks and Functions

15
SUTHERLAND
training engineers to be System Verilog wizards
sutherland-hdl.com

Each UVM component can start activity in any of the phases

```
function void build_phase(...);
    ... // construct components
endfunction

function void connect_phase(...);
    ... // connect components
endfunction
endclass: my_agent

class my_driver extends uvm_driver;
    ...
task run_phase(...);
    ... // get transaction & drive
endfunction
```

endclass: my_driver

class my_agent extends uvm_agent;

```
class my_sb extends uvm_scoreboard;
...
function void build_phase(...);
... // construct components
endfunction
function void connect_phase(...);
... // connect components
endfunction
task run_phase(...);
... // evaluate dut outputs
endtask
function void report_phase(...);
... // report the pass/fail score
endfunction
endclass: my_sb
```

Each phase does not end until all activity for that phase type has completed in every component (e.g.: <u>all</u> build phases must complete before any connect phase can start)

Who Invokes Phase Methods?





"Pay no attention to that man behind the curtain!"

This famous quote from the *The Wizard of OZ* movie (1939) applies to UVM!

A virtual "wizard" behind the scenes takes care of running the UVM testbench – all you need to do is tell the wizard which test to run

- The top-level module invokes a "run_test()" method
 - This method is "the wizard behind the curtain" that controls the UVM execution, including invoking the phase methods in order

A Seminar for Engineering Managers and Lead Verification Engineers by Sutherland HDL, Inc., Portland, Oregon, © 2016

Objection Flags Control How Long the Run Phase Actually Runs

17
SUTHERLAND
training engineers to be SystemVerilog wizards
sutherland-hdl.com


- The UVM run phase:
 - Automatically starts running at simulation time 0, after the construction phases have completed
 - Continues to run as long as at least one run_phase() task "objects" to the run phase ending


```
class test1 extends uvm_test;
...
task rum_phase (uvm_phase phase);
phase.raise_objection(this);
... // do test 1 stuff
phase.drop_objection(this);
endtask
endclass
```


```
class sb extends uvm_scoreboard;
...
task run_phase (uvm_phase phase);
phase.raise_objection(this);
... // do verification stuff
phase.drop_objection(this);
endtask
endclass
```


The objection flag can be abused if not careful – two GOTCHAS to watch out for:


- Simulation will end at time 0 if no run_phase() tasks raise their objection flag
- Simulation will never end if a run_phase() task raises its objection flag and then locks up waiting for something to happen (or gets stuck in an infinite loop)















A Seminar for Engineering Managers and Lead Verification Engineers






A Seminar for Engineering Managers and Lead Verification Engineers






A Seminar for Engineering Managers and Lead Verification Engineers by Sutherland HDL, Inc., Portland, Oregon, © 2016


SUTHERLAND **An Example Scoreboard** training engineers to HDL be SystemVerilog wizards sutherland-hdl.com The scoreboard class takes care of the output verification class hello_scoreboard extends uvm_scoreboard; ... // register this class name in the factory hello_predictor predictor; Handles for the predictor and evaluator hello_evaluator evaluator; // declare TLM communication ports uvm_analysis_export #(hello_tx) dut_in_pass_port;) TLM ports connect the uvm_analysis_export #(hello_tx) dut_out_pass_port; predictor and evaluator function void build_phase(uvm_phase phase); dut_in_pass_port = new("dut_in_pass_port", this); Construct the ports dut_out_pass_port = new("dut_out_pass_port", this); and the predictor / predictor = alu_predictor::type_id::create("predictor", thi evaluator blocks evaluator = alu_evaluator::type_id::create("evaluator", thi endfunction: build_phase function void connect_phase(uvm_phase phase); Connect up the dut_in_pass_port.connect(predictor.analysis_export); dut_out_pass_port.connect(evaluator.actual_export); predictor and predictor.expected_port.connect(evaluator.expected_export); evaluator endfunction: connect phase endclass: hello_scoreboard The code for the predictor and evaluator components are not shown for this example




A Seminar for Engineering Managers and Lead Verification Engineers by Sutherland HDL, Inc., Portland, Oregon, © 2016

SUTHERLAND





A Seminar for Engineering Managers and Lead Verification Engineers





- A UVM testbench can involve several dozen files
 - For tests, environments, agents, sequencers, sequences, drivers, transactions, monitors, scoreboards, predictors, configurations, ...
 - For VIP source code, documentation, simulation logs, coverage, ...
- A methodology is needed to manage the UVM methodology
 - Can be a home-grown approach developed within a company
 - Can use commercial tools
 - There are commercial tools, such as the Paradigm Works VerificationWorks™ that can:
 - 1) Create a complete UVM testbench directory structure
 - 2) Create skeleton classes that have all the boilerplate code filled in
 - With some tools, the skeleton testbench will run even before engineers begin filling in design-specific details

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

Additional Resources...



- There are many more advanced UVM features, including:
 - Interrupt driven sequences and UVM callbacks
 - Virtual sequences and sequencers
 - The Register Abstraction Layer (RAL)
 - Using UVM Verification IP
 - ... (and much more)



- Getting Started with UVM: A Beginner's Guide, Vanessa Cooper, 2013
- The UVM Primer, Ray Salemi, 2013
- A Practical Guide to Adopting the Universal Verification Methodology (UVM), 2nd Edition, Rosenberg and Meade, 2013
- Mentor's UVM Cookbook (verificationacademy.com/cookbook)
- Accellera's UVM World (www.accellera.org/community/uvm)
- DVCon and SNUG conference papers

Summary: UVM Pros and Cons





- Some advantages of UVM
- Testbenches can be highly reusable can ultimately save time
 - Verification IP is available from a wide variety of sources
 - EDA companies provide tools specific for UVM coding and debug
 - Knowledgeable consultants are available
 - Engineers with prior UVM experience can be recruited
- Online forums and other resources are readily available
- Some disadvantages of UVM
 - UVM is massive can be overkill for many verification projects
 - UVM is complex can have a steep learning curve
 - UVM is evolving it is not a completely stable standard
 - UVM 1.1 is good, but UVM 1.2 is not backward compatible and will likely be changed as the IEEE make it a standard
 - UVM will let engineers do things wrong limits VIP and reuse

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

Successfully Adopting UVM



Three things that are important for successfully adopting UVM...

- 1) The best software tools
 - Tools that organize the many files that make up a UVM testbench
 - Tools that generate skeleton UVM components
- 2) Top-notch consultants
 - An experienced expert on the team is essential for success
 - A knowledgeable consultant shortens the first UVM project
- 3) Really good training
 - UVM uses advanced SV Object Oriented Programming techniques
 - UVM will let engineers go the wrong direction if not careful
 - Expert training is an investment with continuous pay back

And That's a Wrap!



- Two-line Summary...
 - UVM really works and has major advantages
 - UVM is very complex with a steep learning curve



Any questions, comments, or real-life experiences to share?

Sutherland HDL provides world-wide on-site and eTutored ™-live online training

www.sutherland-hdl.com - stuart@sutherland-hdl.com