

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

Adopting the SystemVerilog Universal Verification Methodology (UVM)

**An in-depth examination of what's inside
a UVM testbench, and what is needed to
be successful at adopting UVM**

by Stuart Sutherland

**SUTHERLAND
HDL**



Training Engineers to be SystemVerilog wizards

www.sutherland-hdl.com



contains proprietary, confidential and copyrighted material of Sutherland HDL, Inc.

Adopting the SystemVerilog Universal Verification Methodology (UVM)

Copyright © 2016: This seminar handout is the proprietary, confidential and copyrighted material of Sutherland HDL, Inc., Portland, Oregon. All rights reserved. No material from this handout may be duplicated or transmitted by any means or in any form, in whole or in part, without the express written permission of Sutherland HDL, Inc. Much of this seminar handout is excerpted from Sutherland HDL's UVM training materials, first published in 2011 with the title "Mastering the SystemVerilog Universal Verification Methodology (UVM)". Registered 2013.

Intellectual Property License: This seminar handout and associated materials are the Intellectual Property of Sutherland HDL, Inc. They are licensed without transfer of rights for individual use by participants in Sutherland HDL training workshops and seminars only. Sutherland HDL retains full and exclusive title and rights to this Intellectual Property. These materials may not be duplicated or distributed in any form, in whole or in part, without the express written permission of Sutherland HDL.

Sutherland HDL Incorporated
22805 SW 92nd Place
Tualatin, OR 97062 USA

phone: +1-503-692-0898
e-mail: info@sutherland-hdl.com
web: www.sutherland-hdl.com

printed 26 January 2016

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

Seminar Objectives...

SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

3

- This seminar will:
 - Discuss the benefits of UVM (and some disadvantages, too)
 - Provide an in-depth overview of what is inside a UVM testbench
 - Examine what it takes to adopt UVM in your next project
- The presentation assumes:
 - You are familiar with the requirements of design verification
 - You are familiar with the SystemVerilog language
 - At least enough to recognize the general idea of code examples
- And the “hidden agenda” – we want you to know that ...
 - Sutherland HDL is in the business of training engineers to be

SystemVerilog and UVM Wizards!



Primary Goals of the UVM Verification Methodology

SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

4

- Some of the goals of a standard verification methodology are:
 - Reuse, Reuse, Reuse ...
 - Configurable test environments that can be used for many tests
 - Reusable testbench components from project to project
 - Interoperability
 - Verification that works with many types of tools from many vendors
 - Verification Intellectual Property (VIP) models
 - In-house verification code of components that make up a design
 - Commercial verification code for commercial components
 - Separate stimulus generation from stimulus delivery to the DUT
 - The verification team can develop verification code in parallel
 - Best practices
 - A consistent way of using SystemVerilog at all companies
 - And the reason no one talks about... Sell More Verification IP
 - The major EDA companies make a lot of money selling VIP models

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

5

In an effort to create a “universal methodology”
that would be all things for all designs, the
engineers on the UVM standards committee drew
from existing methodologies, and created...



6

**UVM...
an Ugly Vicious Monster!**



UVM is very complex because it is intended to work
with any type of design in the entire universe

The complexity of UVM can make it difficult to adopt

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

7

**Good training and expert help can change
the Ugly Vicious Monster into a...
Useful Verification Methodology**



I found your design bug... Its right here!

```
module controller (...);
    enum {WAIT, LOAD, STORE} State, NextState;
    always @(posedge clock or posedge resetN)
        if (!resetN) State <= WAIT;
        else State <= NextState;

    always_comb
        case (State)
            WAIT: NextState = LOAD;
            LOAD: NextState = STORE;
            STORE: NextState = WAIT;
        endcase
    ...
endmodule
```

8

UVM Origins

SUTHERLAND
training engineers to
be SystemVerilog wizards
HDL
sutherland-hdl.com

- UVM was created by an organization called “Accellera”
 - A non-profit “think tank” that creates new EDA standards
 - Comprises EDA companies and companies creating electronic chips
- UVM is a summation of verification knowledge and experience
 - 2000 – vAdvisor (Verification Advisor) by Verisity (acquired by Cadence)
 - 2002 – eRM (e Re-use Methodology) by Verisity (acquired by Cadence)
 - 2003 – RVM (VERA Reuse Verification Methodology) by Synopsys
 - 2006 – VMM (SystemVerilog Verification Methodology Manual) Synopsys
 - 2006 – AVM (SV Advanced Verification Methodology) by Mentor Graphics
 - 2007 – URM (SV Universal Re-use Methodology) by Cadence
 - 2008 – OVM (SV Open Verification Methodology) by Cadence & Mentor
 - May 2010 – UVM 1.0EA (“early adopter”) – very preliminary version
 - Feb 2011 – UVM 1.0 – [major changes](#) to 1.0EA, still preliminary
 - Jun 2011 – UVM 1.1 – [major changes](#) to 1.0, stable for 1.1a–1.1d
 - Jun 2014 – UVM 1.2 – [updates](#) and [major changes](#) to 1.1
 - 2015/16? – IEEE 1800.2 – anticipate [major changes](#) to 1.2

UVM draws from all of these!

Rapid evolution of a standard with backward compatibility issues

Adopting the SystemVerilog Universal Verification Methodology (UVM)


A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

9


SUTHERLAND HDL
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

What UVM Provides



- UVM is SystemVerilog source code that provides:
 - **A library of base classes**
 - For coding testbench components (drivers, monitors, scoreboards...)
 - **A factory**
 - For constructing objects and substituting objects
 - **Verification phases**
 - For synchronizing concurrent processes
 - **A reporting mechanism**
 - For a consistent way of printing and logging results
 - **Transaction-Level Modeling (TLM)**
 - For communication between verification components
 - **Macros**
 - To semi-automate generation of required UVM code



UVM requires advanced-level SystemVerilog and OOP programming skills!



Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016



Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

13


SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

The UVM Factory

- The UVM factory is used to build the UVM object hierarchy
 - **Constructs the class objects**
 - A factory `create()` method is used instead of directly calling `new()`
 - **Allows tests to swap out testbench components for specific tests**
 - Can change drivers, scoreboards or other components
 - Can change method behavior, add constraints, etc.

usb2_test

swap in a USB 3 agent in
place of a USB 1 agent




give me a
USB 1 agent

here is a
USB 3 agent

environment
configuration
coverage collector
virtual sequencer

scoreboard
predictor : evaluator
monitor
driver



A factory is an advanced-level, complex Object Oriented programming technique - with UVM, the factory is provided in the base classes - your just need to use it!

14

SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

UVM Phases

- UVM components synchronize with each other using UVM phases

build

connect

end of elaboration

start of simulation

run

extract

check

report

final

construction
phases

}

run
phase

}

cleanup
phases

}

- The **construction phases** are where the testbench is configured and constructed
 - All construction phases execute in zero time and at simulation time zero
- The **run phase** is where simulation time is consumed in running the tests
 - The run phase can be further subdivided into several phases (later slide)
- The **cleanup phases** are where the results of the tests are collected and reported
 - All cleanup phases execute in zero time

proprietary and confidential property of Sutherland HDL, Inc.

7

may not be reproduced in any form without written permission

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

UVM Phase Tasks and Functions

15

SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

- Each UVM component can start activity in any of the phases

```
class my_agent extends uvm_agent;
...
function void build_phase(...);
... // construct components
endfunction

function void connect_phase(...);
... // connect components
endfunction
endclass: my_agent
```

```
class my_driver extends uvm_driver;
...
task run_phase(...);
... // get transaction & drive
endfunction
endclass: my_driver
```

```
class my_sb extends uvm_scoreboard;
...
function void build_phase(...);
... // construct components
endfunction

function void connect_phase(...);
... // connect components
endfunction

task run_phase(...);
... // evaluate dut outputs
endtask

function void report_phase(...);
... // report the pass/fail score
endfunction
endclass: my_sb
```

Each phase does not end until all activity for that phase type has completed in every component (e.g.: all build phases must complete before any connect phase can start)

Who Invokes Phase Methods?

16

SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com



"Pay no attention
to that man behind
the curtain!"

This famous quote from the
The Wizard of OZ
movie (1939) applies to UVM!

A virtual "wizard" behind the scenes
takes care of running the UVM
testbench – all you need to do is tell
the wizard which test to run

- The top-level module invokes a **"run_test()"** method
 - This method is "the wizard behind the curtain" that controls the UVM execution, including invoking the phase methods in order

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

Objection Flags Control How Long the Run Phase Actually Runs

SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

17

- The UVM run phase:
 - Automatically starts running at simulation time 0, after the construction phases have completed
 - Continues to run as long as at least one `run_phase()` task “objects” to the run phase ending

```
class test1 extends uvm_test;
...
task run_phase (uvm_phase phase);
    phase.raise_objection(this);
    ... // do test 1 stuff
    phase.drop_objection(this);
endtask
endclass
```

```
class sb extends uvm_scoreboard;
...
task run_phase (uvm_phase phase);
    phase.raise_objection(this);
    ... // do verification stuff
    phase.drop_objection(this);
endtask
endclass
```


The objection flag can be abused if not careful – two GOTCHAS to watch out for:

- Simulation will end at time 0 if no `run_phase()` tasks raise their objection flag
- Simulation will never end if a `run_phase()` task raises its objection flag and then locks up waiting for something to happen (or gets stuck in an infinite loop)

Run Phase Divisions

SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

18



- UVM 1.0 and 1.1 allow dividing the run phase into sub-phases

- Gives greater control over the order of complex stimulus
- Allows “phase jumping” forward or backward within the run phase ordering

CAUTION:

- The UVM 1.0/1.1 standards have problems with the implementation of run phase subdivisions
- UVM 1.2 deprecates the UVM 1.0/1.1 subdivided run phases and replaces it with a different mechanism

RECOMMENDATION:

- Avoid using the additional run-time phases, unless absolutely needed

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

19


SUTHERLAND
training engineers to **HDL**
be SystemVerilog wizards
sutherland-hdl.com

A Simple UVM Example

- The UVM example on the following pages verifies a simple design
 - Shows the basic structure and hierarchy of a UVM testbench
 - Shows how to connect UVM testbench components
 - Shows how to start a UVM simulation

NOTE: This seminar focuses on the “**BIG PICTURE**” – we will avoid getting into too much “nuts and bolts” details

- The design prints the message “**Hello World!**”



Every programming course must have an example that prints “Hello World” – It’s the law!

Sutherland HDL’s full UVM training course uses a more complex and realistic example than the one shown in this seminar

```
module hello_dut (input  logic clk,
                 input  logic go,
                 output logic done);

    always @(posedge clk)
        if (go) begin
            $display("\nHello World!\n");
            done = 1;
        end
        else done = 0;

endmodule
```

20

SUTHERLAND
training engineers to **HDL**
be SystemVerilog wizards
sutherland-hdl.com

Sequence Items (aka “Transactions”)

- A **sequence_item** contains “transaction” data and methods
 - The methods can be hand written or generated using macros

```
class hello_tx extends uvm_sequence_item;

    rand bit go; // input to DUT
    logic done; // output from DUT

    // class constructor (called by factory)
    function new(string name="hello_tx");
        super.new(name);
    endfunction

    // register this class name in the factory
    `uvm_object_utils_begin(hello_tx)

    // automate implementation of methods
    `uvm_field_int(go, UVM_DEFAULT)
    `uvm_field_int(done, UVM_DEFAULT)
    `uvm_object_utils_end

endclass: hello_tx
```

Extended from a UVM base class

Variables hold the stimulus values and DUT responses

The base class new() constructor has a name argument – SV syntax requires the child call super.new() and pass in a name (which comes from the factory)

User class names are “registered” with the factory using a macro

Macros can be used to automate generation of the standard transaction methods, such as print(), copy() and compare()

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

Sequences – The Transaction Generator

21

SUTHERLAND
training engineers to be SystemVerilog wizards
sutherland-hdl.com

- A UVM sequence contains a **body()** virtual task that generates one or more **sequence_item** objects (transactions)
 - Derived from the **uvm_sequence** base class

```
class hello_sequence extends uvm_sequence #(hello_tx);  
  `uvm_object_utils(tx_sequence)  
  function new(string name="hello_sequence");  
    super.new(name);  
  endfunction  
  task body();  
    tx = hello_tx::type_id::create("tx");  
    start_item(tx);  
    tx.go = 1'b1;  
    finish_item(tx);  
  
    tx = hello_tx::type_id::create("tx");  
    start_item(tx);  
    tx.go = 1'b0;  
    finish_item(tx);  
  endtask: body  
endclass: hello_sequence
```

Parameter redefinition
"specializes" the
sequence to a specific
sequence_item type

Register class name; call super.new

Generating a transaction involves 4 steps:

First transaction:


- 1) Create a transaction using the factory
- 2) Wait for driver to ask for a transaction
- 3) Set the transaction values
- 4) Pass the transaction to the driver

The next transaction repeats the 4 steps

Sequencers and Drivers

22

SUTHERLAND
training engineers to be SystemVerilog wizards
sutherland-hdl.com



- A **sequencer** routes transactions to the driver

```
class hello_sequencer extends uvm_sequencer #(hello_tx);  
  ... // register this class name in the factory  
endclass: hello_sequencer
```

All sequencer
functionality is
inherited from its base

- The **driver** sends the stimulus to the Device Under Test (DUT)

```
class hello_driver extends uvm_driver #(hello_tx);  
  ... // register this class name in the factory  
  function void build_phase(uvm_phase phase);  
    if (!uvm_config_db #(virtual hello_if)::get(this, "", "vif", vif))  
      `uvm_fatal("NOVIF", "No virtual interface")  
  endfunction: build_phase  
  task run_phase(uvm_phase phase);  
    hello_tx tx;  
    forever begin  
      @(negedge vif.cb); // sync up with inactive edge of DUT clock  
      seq_item_port.get(tx); // request a transaction from the sequencer  
      vif.cb.go <= tx.go; // drive the DUT with the stimulus  
    end  
  endtask: run_phase  
endclass: hello_driver
```

Specialized to work with a
specific sequence_item type

The **virtual interface** is retrieved
from a database

The driver is a "forever" infinite loop – it runs
until the test drops its objection flag

UVM drivers use an **interface clocking block** to avoid race
conditions – enables reuse of UVM testbenches

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers


by Sutherland HDL, Inc., Portland, Oregon, © 2016

Monitors

23

SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

- A UVM monitor samples the DUT input and output ports
 - Sampled values are saved in transaction objects (sequence items)
 - The transactions are sent to scoreboards and coverage collectors



- A UVM monitor:
 - Observes the values going in to the DUT
 - Bundles the input values into an *input transaction*
 - Sends a copy of the transaction to a scoreboard predictor
 - Sends a copy of the transaction to a coverage collector
 - Observes the values coming out of the DUT
 - Bundles the output values into an *output transaction*
 - Sends a copy of the transaction to a scoreboard evaluator

An Example Monitor

1-24

SUTHERLAND

```
class hello_monitor extends uvm_monitor;
... // register this class name in the factory

virtual hello_if vif;
uvm_analysis_port #(hello_tx) dut_in_tx_port;
uvm_analysis_port #(hello_tx) dut_out_tx_port;
function void build_phase(uvm_phase phase);
    dut_in_tx_port = new("dut_in_tx_port", this);
    dut_out_tx_port = new("dut_out_tx_port", this);
    if (!uvm_config_db #(virtual hello_if)::get(this, "", "vif", vif))
        `uvm_fatal("NOVIF", "No virtual interface found!")
    endfunction: build_phase

task run_phase(uvm_phase phase);
    hello_tx tx_in, tx_out;
    fork
        forever @(vif.cb) begin // monitor DUT inputs
            tx_in = hello_tx::type_id::create("tx_in");
            tx_in.go = vif.cb.go;
            dut_in_tx_port.write(tx_in);
        end
        forever @(vif.cb) begin // monitor DUT outputs
            tx_out = hello_tx::type_id::create("tx_out");
            tx_out.done = vif.cb.done;
            dut_out_tx_port.write(tx_out);
        end
    join
endtask: run_phase
endclass: hello_monitor
```

Extended from **uvm_monitor**

Add two TLM analysis ports (one-to-many)

Get virtual interface from database

1. Create a transaction object
2. Capture input values
3. Send to scoreboard/cover
4. Do the loop again, as long as run_phase continues

1. Create a transaction object
2. Capture output values
3. Send to scoreboard
4. Do the loop again

Like drivers, UVM monitors use an **interface clocking block** to avoid race conditions – enables reuse

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers


by Sutherland HDL, Inc., Portland, Oregon, © 2016

25

SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

UVM Agents

- An **agent** is a reusable and configurable building block



The diagram shows an agent block containing a configuration box, a coverage collector, a monitor, a driver, and a sequencer. The sequencer sends transactions to the driver. The driver sends interface signals to the interface, which then sends signals to the DUT. The DUT sends signals back to the interface, which sends them to the monitor. The monitor sends signals back to the driver. The coverage collector is also connected to the monitor.

An agent contains a **sequencer, driver, monitor** and **coverage collector** for a specific bus protocol (e.g. USB, AXI, ...)

```
class hello_agent extends uvm_agent;
... // register this class name in the factory
hello_sequencer sqr;
hello_driver drv;
hello_monitor mon;

function void build_phase(uvm_phase phase);
    sqr = hello_sequencer::type_id::create("sqr", this);
    drv = hello_driver::type_id::create("drv", this);
    mon = hello_monitor::type_id::create("mon", this);
endfunction: build_phase

function void connect_phase(uvm_phase phase);
    drv.seq_item_port.connect(sqr.seq_item_export);
endfunction: connect_phase
endclass: hello_agent
```

Agents are extended from the **uvm_agent** base class


The **build phase** constructs the agent's components using the factory

The **connect phase** connects the driver to its sequencer (see Section 4 for details)

26

SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

Scoreboards



The diagram shows a scoreboard block with a predictor, storage, evaluator, and scorecard. An agent monitor sends transactions containing DUT inputs to the predictor. The predictor sends data to the storage. The storage sends data to the evaluator. The evaluator sends transactions containing DUT outputs to the agent monitor. The scorecard is also connected to the evaluator.

- A UVM **scoreboard** receives transactions from a monitor
 - ✓ **Predicts** what DUT outputs should occur based on DUT inputs
 1. Receives transactions containing the values driven into the DUT
 2. Calculates what the DUT outputs should be for those inputs
 - Can be done using SystemVerilog, an abstract "reference" model (perhaps in SystemC), reading from a file, etc.
 - ✓ **Compares** the predicted results to the actual DUT outputs
 1. Stores the predicted results until the DUT outputs are available
 2. Receives transactions containing the values of the DUT outputs
 3. Compares the actual outputs to the predicted outputs
 - Can use the `sequence_item compare()` method or a more complex algorithm written in SystemVerilog code

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

An Example Scoreboard

27

SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

- The scoreboard class takes care of the output verification

```
class hello_scoreboard extends uvm_scoreboard;
... // register this class name in the factory

hello_predictor predictor;
hello_evaluator evaluator;

// declare TLM communication ports
uvm_analysis_export #(hello_tx) dut_in_pass_port;
uvm_analysis_export #(hello_tx) dut_out_pass_port;

function void build_phase(uvm_phase phase);
    dut_in_pass_port = new("dut_in_pass_port", this);
    dut_out_pass_port = new("dut_out_pass_port", this);
    predictor = alu_predictor::type_id::create("predictor", this);
    evaluator = alu_evaluator::type_id::create("evaluator", this);
endfunction: build_phase

function void connect_phase(uvm_phase phase);
    dut_in_pass_port.connect(predictor.analysis_export);
    dut_out_pass_port.connect(evaluator.actual_export);
    predictor.expected_port.connect(evaluator.expected_export);
endfunction: connect_phase
endclass: hello_scoreboard
```

Handles for the predictor and evaluator

TLM ports connect the predictor and evaluator

Construct the ports and the predictor / evaluator blocks

Connect up the predictor and evaluator


The code for the predictor and evaluator components are not shown for this example

The Environment is the Testbench

28

SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

- The environment encapsulates agents and scoreboards:



```
class hello_env extends uvm_env;
... // register this class name in the factory
hello_agent agent;
hello_scoreboard scorebd;

function void build_phase(uvm_phase phase);
    agent = hello_agent::type_id::create("agent", this);
    scorebd = hello_scoreboard::type_id::create("scorebd", this);
endfunction
... // connect phase connects components
endclass: hello_env
```

Environments are extended from the `uvm_env` base class

The UVM factory is used to construct UVM components

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers


by Sutherland HDL, Inc., Portland, Oregon, © 2016

29

SUTHERLAND
training engineers to **HDL**
be SystemVerilog wizards
sutherland-hdl.com

Tests and Stimulus

- The **test** encapsulates **sequences (stimulus)** and the **environment**



The diagram shows a 'test' block containing 'configuration and factory settings', a 'transaction generator (sequence)', and an 'environment' block. The 'environment' block contains 'agent(s)'. The 'test' block is connected to an 'interface' block, which is connected to the 'DUT' (Device Under Test).

```
class hello_test extends uvm_test;
... // register this class name in the factory
function void build_phase(uvm_phase phase);
    env = hello_env::type_id::create("env", this);
endfunction
task run_phase(uvm_phase phase);
    hello_sequence seq;
    phase.raise_objection(this);
    seq = hello_sequence::type_id::create("seq", this);
    seq.start(env.agent.sqr);
    phase.drop_objection(this);
endtask
endclass: hello_test
```

The test's run phase:


1. Creates a sequence using the factory
2. Starts the sequence
3. Objects to the run phase completing until the sequence has finished

30

SUTHERLAND
training engineers to **HDL**
be SystemVerilog wizards
sutherland-hdl.com

Hooking Everything Up and Starting UVM

- A **module** connects the interface to the DUT and starts UVM



The diagram shows a 'module top;' block with various components and their connections. The components are: 'interface and DUT instances, connect interface to DUT ports', 'clock generator (or clock module instance)', 'import the UVM class library', 'import the testbench classes', 'store interface instance name in configuration database', 'the run_test() task constructs a test class and starts the UVM phases (and other UVM magic)', and 'The test class that run_test() creates is specified using an invocation option (e.g. +UVM_TESTNAME=hello_test)'. The connections are: 'interface and DUT instances, connect interface to DUT ports' to 'hello_if io (clk);' and 'hello_dut dut (.clk, .go(io.go), .done(io.done));'; 'clock generator (or clock module instance)' to 'clk <= 0;' and 'forever #5ns clk = ~clk;'; 'import the UVM class library' to 'import uvm_pkg::*;'; 'import the testbench classes' to 'import my_components_pkg::*;'; 'store interface instance name in configuration database' to 'uvm_config_db #(virtual hello_if)::set(null, "", "vif", io);'; 'the run_test() task constructs a test class and starts the UVM phases (and other UVM magic)' to 'run_test();'; and 'The test class that run_test() creates is specified using an invocation option (e.g. +UVM_TESTNAME=hello_test)' to 'run_test();'.

```
module top;
    logic clk;
    hello_if io (clk);
    hello_dut dut (.clk, .go(io.go), .done(io.done));

    initial begin
        clk <= 0;
        forever #5ns clk = ~clk;
    end

    import uvm_pkg::*;
    import my_components_pkg::*;

    initial
        uvm_config_db #(virtual hello_if)::set(null, "", "vif", io);

    initial begin
        run_test();
    end
endmodule
```


Structural Construction

Object Construction

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016



32

SUTHERLAND HDL
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

The UVM Methodology Needs a Methodology!

- A UVM testbench can involve several dozen files
 - For tests, environments, agents, sequencers, sequences, drivers, transactions, monitors, scoreboards, predictors, configurations, ...
 - For VIP source code, documentation, simulation logs, coverage, ...
- A methodology is needed to manage the UVM methodology
 - Can be a **home-grown approach** developed within a company
 - Can use **commercial tools**
 - There are commercial tools, such as the **Paradigm Works VerificationWorks™** that can:
 - 1) Create a complete UVM testbench directory structure
 - 2) Create skeleton classes that have all the boilerplate code filled in
 - With some tools, the skeleton testbench will run even before engineers begin filling in design-specific details

Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

Additional Resources...

33

SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

- There are many more advanced UVM features, including:
 - Interrupt driven sequences and UVM callbacks
 - Virtual sequences and sequencers
 - The Register Abstraction Layer (RAL)
 - Using UVM Verification IP
 - ... (and much more)
- Some great resources for many of these advanced topics include:
 - **Getting Started with UVM: A Beginner's Guide**, Vanessa Cooper, 2013
 - **The UVM Primer**, Ray Salemi, 2013
 - **A Practical Guide to Adopting the Universal Verification Methodology (UVM), 2nd Edition**, Rosenberg and Meade, 2013
 - Mentor's **UVM Cookbook** (verificationacademy.com/cookbook)
 - Accellera's **UVM World** (www.accellera.org/community/uvm)
 - **DVCon** and **SNUG** conference papers



Summary: UVM Pros and Cons

34



SUTHERLAND
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

- Some advantages of UVM
 - Testbenches can be **highly reusable** – can ultimately save time
 - **Verification IP** is available from a wide variety of sources
 - EDA companies provide **tools specific for UVM** coding and debug
 - **Knowledgeable consultants** are available
 - **Engineers with prior UVM experience** can be recruited
 - **Online forums** and other resources are readily available
- Some disadvantages of UVM
 - **UVM is massive** – can be overkill for many verification projects
 - **UVM is complex** – can have a steep learning curve
 - **UVM is evolving – it is not a completely stable standard**
 - UVM 1.1 is good, but UVM 1.2 is not backward compatible and will likely be changed as the IEEE make it a standard
 - **UVM will let engineers do things wrong** – limits VIP and reuse


Adopting the SystemVerilog Universal Verification Methodology (UVM)

A Seminar for Engineering Managers and Lead Verification Engineers

by Sutherland HDL, Inc., Portland, Oregon, © 2016

35

Successfully Adopting UVM




SUTHERLAND HDL
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

Three things that are important for successfully adopting UVM...

- 1) **The best software tools**
 - Tools that organize the many files that make up a UVM testbench
 - Tools that generate skeleton UVM components
- 2) **Top-notch consultants**
 - An experienced expert on the team is essential for success
 - A knowledgeable consultant shortens the first UVM project
- 3) **Really good training**
 - UVM uses advanced SV Object Oriented Programming techniques
 - UVM will let engineers go the wrong direction if not careful
 - Expert training is an investment with continuous pay back

36

And That's a Wrap!



SUTHERLAND HDL
training engineers to
be SystemVerilog wizards
sutherland-hdl.com

- **Two-line Summary...**
 - **UVM really works and has major advantages**
 - **UVM is very complex with a steep learning curve**

**Any questions,
comments, or real-life
experiences to share?**

Sutherland HDL provides world-wide
on-site and *eTutored™-live* online training
www.sutherland-hdl.com – stuart@sutherland-hdl.com