

UVM Rapid Adoption: A Practical Subset of UVM

Stuart Sutherland, Sutherland-HDL, Inc. Tom Fitzpatrick, Mentor Graphics Corp.








The Problem...

The UVM 1.2 Library has 357 classes, 938 functions,





The Goals of this Paper

- Understand why the UVM library is so complex
- Examine UVM from three different perspectives



- The Environment Writer
- The Test Writer
- The Sequence Writer
- Define a practical subset of UVM that meets the needs of nearly all verification projects
 - A subset makes UVM easier to learn, use & maintain!

You will be amazed at how small of a subset of UVM you really need!






Why the UVM Library Is Overly Large and Complex

- Why 357 classes, 1037 methods, 374 macros?
 - The history of UVM adds to UVM's complexity
 - UVM evolved from OVM, VMM and other methodologies
 - UVM adds to and modifies previous methodologies
 - UVM contains "old ways" and "new ways" to do things
 - Object Oriented Programming adds complexity
 - OOP extends and inherits functionality from base classes
 - uvm_driver inherits from uvm_component which inherits from uvm_object which inherits from ...
 - Only a small number of UVM classes, methods and macros are intended to be used by end users
 - Much of the UVM library is for use within the library



Three Aspects of a UVM





UVM Constructs Used By The Environment Writer





The Role of the UVM Environment Writer

- The Environment Writer defines the testbench parts
 - Agents


Monitors

Sequencers

Scoreboards

Drivers

Coverage collectors





The Environment Component

See the paper for explanations of the code examples!

About the examples in this presentation:

- UVM-specific constructs are shown in blue text
- UVM constructs not shown in previous examples are shown in boxed text

```
class my_env extends uvm_env;

Tuvm_component_utils( my_env )

function new(string name, uvm_component parent)

super.new(name, parent);
endfunction: new

Extend base class from UVM lib.

Factory registration macro

Factory will call new() constructor

super.new(name, parent);
endfunction: new
```

(continued on next page)

To save time, we are only going to count the number of UVM constructs required – refer to the paper for more details on these constructs

UVM Constructs	First Time Seen	Running Total
Classes	2	2
Methods	0	0
Macros	1	1



The Environment Component (continued) UVM First Time Running

 Environments encapsulate an agent and scoreboard

UVM Constructs	First Time Seen	Running Total
Classes	0	2
Methods	4	4
Macros	0	1

```
my_agent agent;
my_scoreboard scorebd;

The "build phase" uses factory
to "create" components

function void build_phase(uvm_phase phase);
agent = my_agent::type_id::create("agent", this);
scorebd = my_scoreboard::type_id::create("scorebd", this);
endfunction: build_phase

function void connect_phase(uvm_phase phase);
agent.dut_inputs_port.connect(scorebd.dut_in_imp_export);
agent.dut_outputs_port.connect(scorebd.dut_out_imp_export);
endfunction: connect_phase

The "connect phase" is used to
endclass: my_env
```



The Agent Component

 An agent encapsulates low-level components needed to drive and monitor a specific interface to the DUT

```
class my_agent extends uvm_agent; Extend agent's UVM base class
  `uvm component utils(my agent)
                                                    First Time
                                            UVM
                                                              Running
                                         Constructs
                                                      Seen
                                                               Total
  function new(string name, uvm compo
    super.new(name, parent);
                                         Classes
  endfunction: new
                                         Methods
                                                        0
  // handles for agent's components
                                         Macros
                                                        0
 my sequencer
                          sqr;
 my driver
                          drv:
                                        Add ports to the monitor (classes
                                          defined in the UVM library)
 // handles to the monitor's ports
 uvm_analysis_port #(my_tx) dut_inputs_port;
 uvm analysis port #(my_tx) dut_outputs_port;
       (continued on next page)
```



The Agent Component (continued) The Test V

 The agent's build phase "creates" a sequencer, driver, monitor, etc. The Test Writer "sets" a configuration object handle into UVM's configuration data base

```
The agent "gets" this
function void build_phase(uvm_phase phas handle from the data base
if (!uvm_config_db #(my_cfg)::get(this, "", "t_cfg", m_cfg))
   `uvm_warning("NOCFG", Failed to access config_db.\n")
  mon = my moni
                 Warning messages can provide debug information
    if (m config.1s active == UVM ACTIVE) begin
       sqr = my_sequencer::type_id::create("sqr", this);
      drv = my driver::type id::cre
                                          UVM
                                                  First Time
                                                            Running
    end
                                       Constructs
                                                    Seen
                                                             Total
    if (m config.enable coverage)
                                       Classes
       cov = my cover collector::typ
                                       Methods
endfunction: build phase
                                       Macros
     (continued on next page)
```



The Agent Component (continued)

The agent's connect_phase connects the agent's components together

No additional UVM

No additional UVM constructs needed!

```
function void connect phase (uvm_pha
                                          UVM
                                                  First Time
                                                            Running
                                        Constructs
                                                    Seen
                                                             Total
    // set agent's ports to point to
    dut inputs port = mon.dut inputs Classes
                                                      0
    dut outputs port = mon.dut output
                                        Methods
                                                      0
    if (is active == UVM ACTIVE)
                                        Macros
                                                      0
      // connect driver to sequencer
      drv.seq item port.connect(sqr.seq item export);
    if (enable_coverage)
      // connect monitor to coverage collector
      mon.dut inputs port.connect(cov.analysis export);
  endfunction: connect phase
endclass: my agent
```



The Driver Component


 The driver receives transactions from a sequencer and drives values to the DUT via a virtual interface

```
class my driver extends uvm driver #(my tx)
  `uvm component utils(my driver)
                                         Extend driver's UVM base class
  function new(string name, uvm component parent);
    super.new(name, parent);
                                           UVM
                                                   First Time
                                                             Running
  endfunction
                                         Constructs
                                                              Total
                                                     Seen
  virtual tb if tb vif; // virtual i
                                        Classes
  function void build phase (uvm_phase
                                        Methods
    if (!uvm config db #(virtual my d
                                         Macros
        "", "DUT IF", tb vif))
      uvm fatal("NOVIF", Failed virtutal interface from db")
  endfunction: build phase
                                A fatal error report terminates simulation
```



The Driver Component

 The driver receives transactions from a sequencer and drives values to the DUT via a virtual interface





Additional Components

UVM Constructs	First Time Seen	Running Total
Classes	3	9
Methods	2	10
Macros	2	5

- A sequencer routes stimulus to
 - Specializes the uvm_sequencer but of account
 - No additional UVM constructs are needed
- A monitor observes DUT ports via a virtual interface
 - Extends the uvm_monitor base class
 - Only additional UVM construct needed that has not already been shown is an analysis port write() method
- A scoreboard verifies DUT output value correctness
 - Extends uvm_subscriber or uvm_component
 - Only additional UVM constructs that might be needed are:
 report_phase(), `uvm_info() and `uvm_analysis_imp_decl()
- A coverage collector performs functional coverage
 - No additional UVM constructs are needed




UVM Constructs Used By The Test Writer





The Role of the UVM Test Writer

- The Test Writer defines the specifics of a testcase
 - Connects the testbench to the DUT
 - Selects the sequences
 - Configures the environment





The Top-Level Module

UVM

Constructs

First Time

Seen

Running

Total

Top-level module connects
 DUT and starts test

```
Classes
module test_top;
                                          Methods
                                                                 12
  import uvm pkg::*;
  import my test pkg::*;
                                          Macros
                                                        0
  my dut interface my dut if();
                                         The "set" method is how the Test
  my_dut_rtl my_dut(.if(my_dut_if())
                                          Writer sends information down
                                                 the hierarchy
  initial begin
    uvm_config_db #(virtual my_dut_interface)::set(null,
                      "uvm test top", "DUT IF", my dut if);
    run_test()
                     "run test" is the task that
  end
                     starts the UVM execution
endmodule
```



The Base Test

Test instantiates & configures the environment

```
UVM
                                                   First Time
                                                            Running
class my test extends uvm test;
                                        Constructs
                                                    Seen
                                                             Total
  `uvm component utils(my test)
                                        Classes
                                                      N
 my env m env;
 my env config obj m env cfg;
                                        Methods
                                                              12
                                        Macros
  function void build phase(uvm phase phase);
    m env cfg = my env config obj::type id::create("m env cfg");
    m env = my env::type id::create("my env", this);
    if(!uvm config db#(virtual my dut interface)::get(this, ""
                                      "DUT_IF", m_env_cfg.dut_if))
     uvm_error("TEST", "Failed to get virtual intf in test")
    // set other An error report indicates a serious problem
    uvm config doff(my env config op)::sec(chis, my env",
                                          "m env cfg", m env cfg);
  endfunction
```



The Extended Test

The extended test specializes the base test

```
Override factory return type for
class my ext test extends my test;
                                             all for specific instances
  `uvm component utils(my ext test)
                                                        A UVM "idiom"
                                                        to refer to types
  function void build_phase(uvm_phase phase);
    my_env::type_id::set_type_override(my_env2::get_type());
    my comp::type id::set inst override(my comp2::get type(),
                                            "top.env.c2");
       optionally override type of my_env_cfg object
    super.build phase(phase);
    // optionally make additional chan
                                                      First Time
                                             UVM
                                                               Running
  endfunction
                                           Constructs
                                                        Seen
                                                                 Total
             Never call super.build_phase()
                                           Classes
                                                         0
              in components extended from
                                          Methods
                                                                  16
                 UVM base components
                                          Macros
                                                         0
```



The Extended Test

The test starts sequences and manages objections

```
First Time
                                            UVM
                                                              Running
class my ext test extends my test;
                                          Constructs
                                                                Total
                                                      Seen
  `uvm component_utils(my_ext_test)
                                          Classes
                                                        0
                                          Methods
                                                                 19
                                          Macros
                                                        0
task run phase(uvm phase phase);
    phase.raise objection("Starting test");
    my_seq seq = my_seq::type_id::create("seq"):
    //optionally randoming goguenae
                                           Raise and drop objections
                  Start the sequence rc to control run_phase execution
    assert(seq.ra
                    on a Sequencer
                                    fer size == 128:\)
    seq.start(m env.m agent.m sequencer);
    phase.drop_objection("Ending test");
  endtask
```



UVM Constructs Used By The Sequence Writer





The Sequence Writer

- Each sequence defines stimulus and/or response functionality
- Provide list of sequence types and sequencer types to start them on
- Inheritance hierarchy and other details irrelevant to Test Writer



Designing a Sequence Item

class my tx extends uvm sequence item; "Input" variables uvm_object_utils(my_tx) should be rand rand bit [23:0] operand a; rand bit [23:0] operand b; randc opcode t opcode; "Output" variables should not be →logic [23:0] result; **Standard Object** function new(string name = "my tx"); constructor super.new(name); endfunction do copy() **User calls** do_compare() UVM **First Time** Running copy(), compare(), **Constructs Total** Seen convert2string() etc. do record() Classes 10 do pack() **Methods** 25 do unpack() **Macros** endclass: my tx

Alternately use `uvm_field_xxx macros (73) to auto-generate the do_ methods



The Sequence Body Method

The body method defines the transactions to generate

```
class tx_sequence extends uvm_sequence#(my_item);
  `uvm object utils(tx sequence)
                                               UVM sequence base type
  task body();
                        The body method defines the transaction stream
    repeat(50) begin
      tx = my_seq_item::type_id::create("tx");
      start item(tx);
                                Handshake with the Driver
      finish item(tx)
                                                    First Time
                                            UVM
                                                              Running
    end
                                         Constructs
                                                      Seen
                                                               Total
  endtask
                                         Classes
                                                                 11
endclass:tx_sequence
                                         Methods
                                                                28
                                         Macros
                                                       0
```



The Virtual Sequence

The virtual sequence starts subsequences

```
class my_vseq extends uvm_sequence#(uvm_sequence_item);
  bus sequencer t bus sequencer;
  gpio sequencer_t gpio_sequencer;
  virtual function void init(uvm sequencer bus seqr,
                              uvm sequencer gpio seqr);
    bus sequencer = bus seqr;
    gpio_sequencer = gpio_seqr;
                                                    First Time
                                                              Running
                                            UVM
  endfunction
                                          Constructs
                                                      Seen
                                                               Total
                                         Classes
                                                                11
                                                       O
  task body();
                                         Methods
                                                       0
                                                                28
    aseq.start( bus sequencer , this )
                                         Macros
                                                       0
    bseq.start( gpio_sequencer , this
  endtask
endclass
```



UVM Constructs Used For Advanced Examples





phase_ready_to_end

Delay the end of a phase when necessary

```
function void my_comp::phase_ready_to_end( uvm_phase phase );
if( !is_ok_to_end() ) begin
    phase.raise_objection( this , "not ready to
    fork begin
        wait_for_ok_end();
        phase.drop_objection( this , "ok to end phase" );
    end
        join_none
    end
endfunction : phase_ready_to_end
```

UVM Constructs	First Time Seen	Running Total
Classes	0	11
Methods	1	29
Macros	0	7



Pipelined Protocols

Use the Response Handler in the sequence

```
class my pipelined_seq extends uvm_sequence #(my_seq_item);
  `uvm object utils(my pipelined seq)
  task body();
    my_seq_item req = my_seq_item::type_id::create("req");
    use response handler(1);
                                            UVM
                                                    First Time
                                                              Running
                                          Constructs
                                                                Total
                       Setup user-defined
                                                      Seen
    start item(req);
                       Response Handler
                                          Classes
                                                                 11
                                                        0
    finish item(req);
                                          Methods
                                                                 31
  endtask
                                          Macros
                                                        0
  function void response handler(uvm_sequence_item response);
  endfunction
endclass: my pipelined seq
```



Pipelined Protocols

Driver uses one thread per pipeline stage

```
class my pipelined driver extends uvm driver #(my seq item);
  `uvm component utils(my pipelined driver)
                                           UVM
                                                   First Time
                                                             Running
  task do pipelined transfer;
                                         Constructs
                                                              Total
                                                     Seen
    my seq item req;
                                        Classes
                                                               11
    forever begin
                                        Methods
                                                               33
      pipeline lock.get();
      seq_item_port.get(req)
                                        Macros
                                                       0
                                                                7
      ...// execute first pipeline stage
      pipeline lock.put();
                                               Alternate handshake
      ...// execute second pipeline stage
                                                with the Sequence
      seq_item_port.put(req);
    end
  endtask
endclass: my pipelined seq
```



UVM Features to Avoid

- Phase Jumping
- Callbacks
- UVM 1.2 features





The Solution...

The UVM 1.2 Library has 357 classes,
 938 functions, 99 tasks, and 374 macros

How do I find what I need in this huge library?



Our recommended subset in the paper uses
 11 classes, 33 tasks/functions and 7 macros

 You really only need to learn 3% of UVM to be productive!

- 2% of classes
- 3% of methods