{"payload":{"header_redesign_enabled":false,"results":[{"id":"341675169","archived":false,"color":"#DAE1C2","followers":10,"has_funding_file":false,"hl_name":"semify-eda/go.debug","hl_trunc_description":"Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":341675169,"name":"go.debug","owner_id":79541867,"owner_login":"semify-eda","updated_at":"2021-10-14T18:16:40.798Z","has_issues":true}},"sponsorable":false,"topics":["verification","eda","verilog","systemverilog","hdl","uvm","testbench","verilator"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asemify-eda%252Fgo.debug%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/semify-eda/go.debug/star":{"post":"b_kS7RthAdue6WHLOzYMwlcbB5V6ubDlyF3tSRcW09nhhtUDZVpR879vaa4Fo9qBKxbqDs_TAUF1v6UK_gYxxA"},"/semify-eda/go.debug/unstar":{"post":"MPCzwZBrMCoYkJX6XKWQHYQiL5bh8_mmeJTvwEptF5Dn8DAJi4x_VCJ05qNLufottpX7ea3Q55-L4LrVx16M3g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"SFZOxkuKP0d52qCcEFTI8oK6JdZ0VFn19t2kJXE2sOUnBos1d5LCfiHMdqmjCVWAOTxW1mgD18Ixxo58-VBiwQ"}}},"title":"Repository search results"}