

Senda ER504

040200434

EEP205E - HW1

CRN: 10093

3. Express the following numbers in decimal

a.

$$(10110.0101)_2 = 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3} + 1 \times 2^{-4}$$

b.

$$(16.5)_{16} = (0001)_2 \cdot (0110)_2 \cdot (0101)_2$$

$$16 + 4 + 2 + 0,25 + 0,0625 = (22.3125)_{10}$$

c.

$$(26.24)_8 = 010 \cdot 110 \cdot 010 \cdot 100$$

$$(10110.0101)_2$$

$$= (22.315)_{10}$$

d.

$$(DADA.B)_{16}$$
$$13 \times 16^3 + 10 \times 16^2 + 13 \times 16^1 + 10 \times 16^0 + 11 \times 16^{-1} = (56026.6875)_{10}$$

e.

$$(1010.1101)_2$$
$$(10.8125)_{10} = 2^3 + 0 + 2^1 + 0 + 2^{-1} + 2^{-2} + 0 + 2^{-4}$$

f. Convert the following binary numbers to hex and to decimal

g.

$$(1.\underline{10010})_2$$
$$(1)_{16} \quad (9)_{16} \quad (1.9)_{16}$$

$$1 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-4} = (1.5625)_{10}$$

b.

$$(\underline{110}.\underline{010})_2$$
$$(6)_{16} \quad (4)_{16} \quad (6.4)_{16}$$

$$1 \times 2^2 + 1 \times 2^1 + 1 \times 2^{-2} = (6.25)_{10}$$

Fraction point in b is two digit right than a, meaning that there are two more digit multiplication. Because we are working with binary numbers, we multiply with 2 twice.

| X | Y | Z | F(X, Y, Z) |
|---|---|---|------------|
|---|---|---|------------|

| | | | |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 |

I downloaded VirtualBox and Xilinx ISE and run the project navigator on VirtualBox. At first I was unable to share my folders due to drag and drop extension problems with my virtualbox, therefore I came up with the solution of cutting the power to my operating system and adding the folders manually from my host computer. After implementing the .vhd files, I viewed the RTL schematics to see the data flow in and out from the circuit. The OR_gate_tb.vhd file had a 38 line code that's basically portrays the truth table for 1+0 with 15 ns pauses. I was not familiar with the coding so I did some research on that and found out it was developed to define basic std_logic data type and a few functions. Under the Simulation tab, I then simulate the OR_gate_tb.vhd file using iSim Simulator. I could see the 15 ns pauses on the simulator.

