

I
M -
1000

EGG SELLERS

big books

WEEKLY

④

$x \cdot y \cdot z$	A	B	C
0 0 0	0	0	1
0 0 1	0	1	0
0 1 0	0	1	1
0 1 1	1	0	0
1 0 0	0	1	0
1 0 1	0	1	1
1 1 0	1	0	0
1 1 1	1	0	1

For A

yz	00	01	11	10
0	0	0	1	0
1	0	0	1	1

$$A = yz + xy = y \cdot (z+x)$$

For B


yz	00	01	11	10
0	0	1	0	1
1	1	1	0	0

$$B = y'z + xy! + x'yz!$$

$$= x'y'z + x'y'z' + xy'z + xy'z'$$

$$= x'(y \oplus z) + x(y \oplus z)$$

$$= y \oplus z$$

 $x \cdot y \cdot z$ 

$$m_0 = 00000 = x'y'z't'w'$$

$$m_{10} = 01010 = x'yzt'w'$$

$$m_{13} = 01101 = x'yzt'w$$

$$m_{14} = 01110 = x'yztw'$$

$$m_{15} = 01111 = x'yztw$$

$$m_{18} = 10001 = x'y'z't'w$$

$$m_{24} = 11000 = xyzt'w'$$

$$m_{28} = 11100 = xyzt'w$$

$$m_{29} = 11101 = xyzt'w$$

$$m_3 = 00010 = x'y'z'tw$$

$$m_{16} = 10000 = xyzt'w$$

$$m_{31} = 11111 = xyztw$$

x y z t w

0 0 0 0 0 0 ✓

2 0 0 0 1 0 ✓

16 1 0 0 0 0 ✓

10 0 1 0 1 0 ✓

18 1 0 0 1 0 ✓

24 1 1 0 0 0 ✓

13 0 1 1 0 1 ✓

14 0 1 1 1 0 ✓

28 1 1 1 0 0 ✓

15 0 1 1 1 1 ✓


29 1 1 1 0 1 ✓

31 1 1 1 1 1 ✓

x	y	z	t	w
✓ 0,2	0	0	0	-0
✓ 0,16	-0	0	0	0
✓ 2,10	0	-0	0	0
✓ 2,18	-0	0	0	0
✓ 16,18	1	0	0	0
✓ 16,24	1	-0	0	0
✓ 10,14	0	1	-1	0
✓ 24,28	1	1	-0	0
✓ 13,15	0	1	1	-1
E 14,15	0	1	1	-
✓ 13,29	-1	1	0	1
F 28,29	1	1	1	0
✓ 15,31	-1	1	1	1
✓ 29,31	1	1	1	-1

	<u>x.y.z.t.w</u>	$F = C + D + G + H$
G 0,2,16,18	-00-0	
D,16,12,18	-00-0	$= x'y'tw' + xy't'w' + y'z'tw + yzw$
H 13,15,29,31	-11-1	
13,29,15,31	-11-1	

	0	10	13	14	15	18	24	28	29
A
B
C	.	.	x	(X)
D	(X)	(X)	.
E	.	.	.	XX
F
G	x	x	.	.	.	(X)	.	.	.
H	.	.	(X)	.	x	.	.	.	x



BCD input

Decimal
output

③

A B C D

0 0 0 0

0 → D₀

0 0 0 1

1 → D₁

0 0 1 0

2 → D₂

0 0 1 1

3 → D₃

0 1 0 0

4 → D₄

0 1 0 1

5 → D₅

0 0 1 0

6 → D₆

0 1 1 0

7 → D₇

1 0 0 0

8 → D₈

1 0 0 1

9 → D₉

1 0 1 0

X

1 0 1 1

X

1 1 0 0

X

1 1 0 1

X

1 1 1 0

X

1 1 1 1

X

AB
CD

AB

00 01 11 10

00	D ₀	D ₁	D ₃	D ₂
01	D ₄	D ₅	D ₇	D ₆
11	X	X	X	X
10	D ₈	D ₉	X	X

$$D_0 = A'B'C'D'$$

$$D_1 = A'B'C'D$$

$$D_2 = B'CD'$$

$$D_3 = B'CD$$

$$D_4 = BC'D'$$


$$D_5 = BC'D$$

$$D_6 = BCD'$$



$$D_7 = BCD$$

$$D_8 = AD'$$

$$D_9 = AD$$



(L)



$$⑤ F_1 = x'y'z' + xz$$

$$= x'y'z' + xy'z + x'y'z$$

D 1 0 1 1 1 1 0 1

m₂ m₇ m₅

$$F_3 = xy'z' + xy$$

$$= xy'z' + x'y'z + x'y'z'$$

m₄ m₃ m₂

$$F_5 = x'y'z' + xy$$

$$= x'y'z' + xyz + xyz'$$

0 0 0 1 1 1 1 1 0

m₀ m₇ m₆

$$F_2 = (y' + x)z$$

$$= y'z + xz = xy'z + x'y'z$$

$$= xy'z + x'y'z + xy'z$$

m₅ m₀ m₁ m₀ 1 1 1 m₂

$$F_4 = y'z' + x'y + yz'$$

$$= xy'z' + x'y'z' + x'y'z + xy'z$$

$$+ xyz' + \cancel{x'y'z'}$$

$$= xy'z' + x'y'z' + x'y'z + xyz + xyz'$$

1 0 0 0 0 0 0 1 1 0

m₄ m₀ m₃ m₂ m₆


$$F_1 = \sum(m_2, m_5, m_7)$$

$$F_2 = \sum(m_1, m_5, m_7)$$

$$F_3 = \sum(m_2, m_3, m_4)$$

$$F_4 = \sum(m_0, m_2, m_3, m_4, m_6)$$

$$F_5 = \sum(m_0, m_6, m_7)$$



Sensi ERS
04022004
SLM

a and b are 1-bit positive integers.

$$a_3 a_2 a_1 a_0 \quad b_3 b_2 b_1 b_0$$

$$t_0 = (a_0' b_0 + a_0 b_0')' \quad t_1 = (a_1' b_1 + a_1 b_1')$$


$$t_2 = (a_2' b_2 + a_2 b_2')' \quad t_3 = (a_3' b_3 + a_3 b_3')$$

$$x = (a \wedge b) = a_3 b_3' + t_3 a_2 b_2' + t_3 t_2 a_1 b_1' + t_3 t_2 t_1 a_0 b_0'$$

$$z = (a \vee b) = a_3' b_3 + t_3 a_2' b_2 + t_3 t_2 a_1' b_1 + t_3 t_2 t_1 a_0' b_0$$

$$y = (a \oplus b) = t_3 t_2 t_1 t_0$$


a	b	x	y	z
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0



$$x = a b'$$

$$z = a' b$$

$$y = a' b' + a b$$





ISE Project Navigator (P.20131013) - /home/ise/Documents/HW4/HW4.xise - [POZ_COMPARE.vhd]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- HW4
 - xc3s400-4pq208
 - M1 - COMP_1_bit - Behavioral (COMP)
 - M2 - CON_COMPARE_1_bit - Behavioral (CON_COMPARE)
 - M3 - CON_COMPARE_1_bit - Behavioral (CON_COMPARE)
 - M4 - CON_COMPARE_1_bit - Behavioral (CON_COMPARE)

No Processes Running

Processes: POZ_COMPARE - Behavioral

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
 - View RTL Schematic
 - View Technology Schematic
 - Check Syntax
 - Generate Post-Synthesis Simulation
- Implement Design
- Generate Programming File
- Configure Target Device
- Analyze Design Using ChipScope

```
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity POZ_COMPARE is
33     Port ( a3,a2,a1,a0,b3,b2,b1,b0 : in  STD_LOGIC;
34                     X,Y,Z : out  STD_LOGIC);
35 end POZ_COMPARE;
36
37 architecture Behavioral of POZ_COMPARE is
38
39 Component COMP_1_bit is
40     Port ( a,b : in  STD_LOGIC;
41                     x,y,z : out  STD_LOGIC);
42 end Component;
43
44 Component CON_COMPARE_1_bit is
45     Port ( ai,bi,xi,yi,zi : in  STD_LOGIC;
46                     o4,o5,o6 : out  STD_LOGIC);
47 end Component;
48
49 Signal s1,s2,s3,s4,s5,s6,s7,s8,s9: std_logic;
50
51 begin
52
53 M1: COMP_1_bit port map (a3, b3, s1, s2, s3);
54 M2: CON_COMPARE_1_bit port map (a2, b2, s1, s2, s3, s4,s5,s6);
55 M3: CON_COMPARE_1_bit port map (a1, b1, s4, s5, s6, s7,s8,s9);
56 M4: CON_COMPARE_1_bit port map (a0, b0, s7, s8, s9, X,Y,Z);
57
58 end Behavioral;
59
60
```

Start Design Files Libraries CON_COMPARE_1_bit.vhd POZ_COMPARE.vhd POZ_COMPARE (RTL2) POZ_COMPARE_tb.vhd COMP_1_bit_tb.vhd

Ln 54 Col 32 VHDL



ISE Project Navigator (P.20131013) - /home/ise/Documents/HW4/HW4.xise - [CON_COMP_1_bit.vhd]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- HW4
 - xc3s400-4pq208
 - POZ_COMPARE - Behavioral (POZ_COMPARE)
 - M1 - COMP_1_bit - Behavioral (COMP_1_bit)
 - M2 - CON_COMP_1_bit - Behavioral (CON_COMP_1_bit)
 - M3 - CON_COMP_1_bit - Behavioral (CON_COMP_1_bit)
 - M4 - CON_COMP_1_bit - Behavioral (CON_COMP_1_bit)

No Processes Running

Processes: M2 - CON_COMP_1_bit - Behavioral

- + Design Utilities
- Check Syntax

```
25 --use IEEE.NUMERIC_STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity CON_COMP_1_bit is
33     Port ( ai,bi,xi,yi,zi : in STD_LOGIC;
34             o4,o5,o6 : out STD_LOGIC);
35 end CON_COMP_1_bit;
36
37 architecture Behavioral of CON_COMP_1_bit is
38
39 Component COMP_1_bit is
40     Port ( a,b : in STD_LOGIC;
41             x,y,z : out STD_LOGIC);
42 end Component;
43
44 Component CONNECT is
45     Port ( ix3,ix2,iy3,iy2,iz3,iz2 : in STD_LOGIC;
46             o1,o2,o3 : out STD_LOGIC);
47 end Component;
48
49 Signal s1,s2,s3: std_logic;
50
51 begin
52
53 M1: COMP_1_bit port map (ai, bi, xi, yi, zi, s1, s2, s3);
54 M2: CONNECT port map (xi, s1, yi, s2, zi, s3, o4, o5, o6);
55
56 end Behavioral;
57
58
```

CON_COMP_1_bit.vhd POZ_COMPARE.vhd POZ_COMPARE (RTL2) POZ_COMPARE_tb.vhd COMP_1_bit_tb.vhd COMP_1_bit.vhd

Ln 37 Col 1 VHDL



ISE Project Navigator (P.20131013) - /home/ise/Documents/HW4/HW4.xise - [POZ_COMPARE (RTL2)]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- HW4
 - xc3s400-4pq208
 - COMP_1_bit_tb - behavior (COMP_1_bit)
 - POZ_COMPARE_tb - behavior (POZ_COMPARE)

No Processes Running

Processes: POZ_COMPARE_tb - behavior

- iSim Simulator
 - Behavioral Check Syntax
 - Simulate Behavioral Model

Start Design Files Libraries

POZ_COMPARE:1

POZ_COMPARE

Design Objects of Top Level Block

Instances	Pins	Signals	Name	Type	Value
+ POZ_COMPARE	+ POZ_COMPARE	+ POZ_COMPARE	POZ_COMPARE:1	xc3s400-4-pq208	POZ_COMPARE



Properties of Instance: POZ_COMPARE

Name	Type	Value
Name	Type	POZ_COMPARE:1
	Part	xc3s400-4-pq208
	OriginalSymbol	POZ_COMPARE

Console Errors Warnings Find in Files Results View by Category

[2732,1296]





Start Design Files Libraries

View by Category

Design Objects of Top Level Block

Instances	Pins	Signals	Properties of Signal: a	
M2	bi	M1	Name	Value
M1			PortPolarity	Input
M2			PortName	a
			Name	a

Console Errors Warnings Find in Files Results View by Category

[2076,2128]


[Terminal] [ISE Project Navigator (...) [Terminal] ISE Project Navigator (...) [Terminal] ISE Project Navigator (...) [Documents - File Brow...



File Edit View Simulation Window Layout Help

Instances and Processes

Instance and Process Name	Design Unit	Block Type
poz_compare_tb	poz_compara...	VHDL Entity
std_logic_1164	std_logic_1...	VHDL Package



Instances and Processes Source Files

Console


This is a Full version of ISim.
Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.

ISim>

Console Compilation Log Breakpoints Find in Files Results Search Results

Sim Time: 1,000,000 ps

[Terminal] [ISE Project Navigator ...] [Terminal] [ISE Project Navigator ...] [Terminal] [ISE Project Navigator ...] [Documents - File Brow...]



Right Control