

HU4-10093

Sae ER504

040200434

10/11

①

X	y	z	A	B	C
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	1	1
1	1	0	1	0	0
1	1	1	1	0	1

For C

x \ yz	00	01	11	10
0	1	0	0	1
1	0	1	1	0

$$C = x'y'z' + xz + x'yxz'$$

$$= x'z' + xz$$

$$= x \oplus z$$

For A

x \ yz	00	01	11	10
0	0	0	1	0
1	0	0	1	1

$$A = yz + xy = y(z + x)$$

For B


x \ yz	00	01	11	10
0	0	1	0	1
1	1	1	0	0

$$B = y'z + xy' + x'yz'$$

$$= x'y'z + x'yz' + xy'z + xy'z'$$

$$= x'(y \oplus z) + x(y \oplus z)$$

$$= y \oplus z$$



$$m_0 = 00000 = x'y'z't'w'$$

$$m_{10} = 01010 = x'yz't'w'$$

$$m_{13} = 01101 = x'yzt'w'$$

$$m_{14} = 01110 = x'yzt'w'$$

$$m_{15} = 01111 = x'yztw'$$

$$m_{19} = 10001 = xy'z't'w'$$

$$m_{24} = 11000 = xyz't'w'$$

$$m_{28} = 11100 = xyz't'w'$$

$$m_{29} = 11101 = xyz't'w'$$

$$m_2 = 00010 = x'y'z'tw'$$

$$m_{16} = 10000 = xyz't'w'$$

$$m_{31} = 11111 = xyztw'$$

	x	y	z	t	w	
0	0	0	0	0	0	✓
2	0	0	0	1	0	✓
16	1	0	0	0	0	✓
10	0	1	0	1	0	✓
18	1	0	0	1	0	✓
24	1	1	0	0	0	✓
13	0	1	1	0	1	✓
14	0	1	1	1	0	✓
28	1	1	1	0	0	✓
15	0	1	1	1	1	✓
29	1	1	1	0	1	✓
31	1	1	1	1	1	✓


	x	y	z	t	w
✓ 0, 2	0	0	0	-	0
✓ 0, 16	-	0	0	0	0
A 2, 10	0	-	0	1	0
✓ 2, 18	-	0	0	1	0
✓ 16, 18	1	0	0	-	0
B 16, 24	1	-	0	0	0
C 10, 14	0	1	-	1	0
D 24, 28	1	1	-	0	0
✓ 13, 15	0	1	1	-	1
E 14, 15	0	1	1	1	-
✓ 13, 29	-	1	1	0	1
F 28, 29	1	1	1	0	-
✓ 15, 31	-	1	1	1	1
✓ 29, 31	1	1	1	-	1

	x	y	z	t	w
G 0, 2, 16, 18	-	0	0	-	0
D 0, 16, 2, 18	-	0	0	-	0
H 13, 15, 29, 31	-	1	1	-	1
13, 29, 15, 31	-	1	1	-	1

$$F = C + D + G + H$$

$$= x'ytw' + xytw' + y'z'w + yzw$$

	0	10	13	14	15	18	24	28	29
A		X							
B							X		
C		X		X					
D							X	X	
E				X	X				
F								X	X
G	X	X				X			
H			X		X				X



BCD input

Decimal output

③

A B C D

0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 1 1 1

1 0 0 0

1 0 0 1

1 0 1 0

1 0 1 1

1 1 0 0

1 1 0 1

1 1 1 0

1 1 1 1

0 \rightarrow D₀1 \rightarrow D₁2 \rightarrow D₂3 \rightarrow D₃4 \rightarrow D₄5 \rightarrow D₅6 \rightarrow D₆7 \rightarrow D₇8 \rightarrow D₈9 \rightarrow D₉

X

X

X

X

X

CD
AB

	00	01	11	10
00	D ₀	D ₁	D ₃	D ₂
01	D ₄	D ₅	D ₇	D ₆
11	X	X	X	X
10	D ₈	D ₉	X	X

$$D_0 = A'B'C'D'$$

$$D_1 = A'B'C'D$$

$$D_2 = B'C'D'$$

$$D_3 = B'C'D$$

$$D_4 = BC'D'$$

$$D_5 = BC'D$$


$$D_6 = BCD'$$

$$D_7 = BCD$$


$$D_8 = AD'$$

$$D_9 = AD$$

A B C D



(4)



(5)

$$F_1 = x'y'z' + x'yz'$$

$$= x'y'z' + x'yz' + x'y'z'$$

$$010 \quad 111 \quad 101$$

$$m_2 \quad m_7 \quad m_5$$

$$F_3 = x'y'z' + x'y$$

$$= x'y'z' + x'y'z' + x'y'z' + x'y'z'$$

$$m_4 \quad m_3 \quad m_2$$

$$F_5 = x'y'z' + x'y$$

$$= x'y'z' + x'y'z' + x'y'z'$$

$$000 \quad 111 \quad 110$$

$$m_0 \quad m_7 \quad m_6$$

$$F_1 = \sum(m_2, m_5, m_7)$$

$$F_2 = \sum(m_1, m_5, m_7)$$

$$F_3 = \sum(m_2, m_3, m_4)$$

$$F_2 = (y' + x)z$$

$$= y'z + xz = x'y'z' + x'y'z' +$$

$$= x'y'z' + x'y'z' + x'y'z' + x'y'z'$$

$$m_1 \quad m_0 \quad m_1 \quad m_0 \quad m_1 \quad m_7$$

$$F_4 = y'z' + x'y + yz'$$

$$= x'y'z' + x'y'z' + x'y'z' + x'y'z'$$

$$+ x'y'z' + x'y'z'$$


$$= x'y'z' + x'y'z' + x'y'z' + x'y'z' + x'y'z'$$

$$100 \quad 000 \quad 011 \quad 010 \quad 110$$

$$m_4 \quad m_0 \quad m_3 \quad m_2 \quad m_6$$

$$F_4 = \sum(m_0, m_2, m_3, m_4, m_6)$$

$$F_5 = \sum(m_0, m_6, m_7)$$



Sana ERDA
04020004
BMD

a and b are 1-bit positive integers

$a_3 a_2 a_1 a_0$ $b_3 b_2 b_1 b_0$

$$t_0 = (a_0' b_0 + a_0 b_0')' \quad t_1 = (a_1' b_1 + a_1 b_1')'$$

$$t_2 = (a_2' b_2 + a_2 b_2')' \quad t_3 = (a_3' b_3 + a_3 b_3')'$$

$$x = (a > b) = a_3 b_3' + t_3 a_2 b_2' + t_3 t_2 a_1 b_1' + t_3 t_2 t_1 a_0 b_0'$$

$$z = (a < b) = a_3' b_3 + t_3 a_2' b_2 + t_3 t_2 a_1' b_1 + t_3 t_2 t_1 a_0' b_0$$



$$y = (a = b) = t_3 t_2 t_1 t_0$$

a	b	x	y	z
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

$$x = a b'$$

$$z = a' b$$

$$y = a' b' + a b$$



ISE Project Navigator (P.20131013) - /home/ise/Documents/HW4/HW4.xise - [POZ_COMPARE.vhd]

File Edit View Project Source Process Tools Window Layout Help

Design

View: ☒ Implementation ☐ Simulation

Hierarchy

- HW4
 - xc3s400-4pq208
 - POZ_COMPARE - Behavioral (POZ_COMPARE.vhd)
 - M1 - COMP_1_bit - Behavioral (COMP_1_bit.vhd)
 - M2 - CON_COMP_1_bit - Behavioral (CON_COMP_1_bit.vhd)
 - M3 - CON_COMP_1_bit - Behavioral (CON_COMP_1_bit.vhd)
 - M4 - CON_COMP_1_bit - Behavioral (CON_COMP_1_bit.vhd)

No Processes Running

Processes: POZ_COMPARE - Behavioral

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
 - View RTL Schematic
 - View Technology Schematic
 - Check Syntax
 - Generate Post-Synthesis Simulation
- Implement Design
 - Generate Programming File
 - Configure Target Device
 - Analyze Design Using ChipScope

```
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity POZ_COMPARE is
33     Port ( a3,a2,a1,a0,b3,b2,b1,b0 : in  STD_LOGIC;
34           X,Y,Z : out  STD_LOGIC);
35 end POZ_COMPARE;
36
37 architecture Behavioral of POZ_COMPARE is
38
39     Component COMP_1_bit is
40         Port ( a,b : in  STD_LOGIC;
41               x,y,z : out  STD_LOGIC);
42     end Component;
43
44     Component CON_COMP_1_bit is
45         Port ( ai,bi,xi,yi,zi : in  STD_LOGIC;
46               O4,O5,O6 : out  STD_LOGIC);
47     end Component;
48
49     Signal s1,s2,s3,s4,s5,s6,s7,s8,s9 : std_logic;
50
51 begin
52
53     M1: COMP_1_bit port map (a3, b3, s1, s2, s3);
54     M2: CON_COMP_1_bit port map (a2, b2, s1, s2, s3, s4,s5,s6);
55     M3: CON_COMP_1_bit port map (a1, b1, s4, s5, s6, s7,s8,s9);
56     M4: CON_COMP_1_bit port map (a0, b0, s7, s8, s9, X,Y,Z);
57
58 end Behavioral;
59
60
```

Ln 54 Col 32 VHDL

CON_COMP_1_bit.vhd POZ_COMPARE.vhd POZ_COMPARE (RTL2) POZ_COMPARE_tb.vhd COMP_1_bit_tb.vhd

Start Design Files Libraries

[Terminal] [ISE Project Navigator (...)] [Terminal] [ISE Project Navigator (...)] [Terminal] [ISE Project Navigator (...)] [Documents - File Brow...]

ISE Project Navigator (P.20131013) - /home/ise/Documents/HW4/HW4.xise - [CON_COMP_1_bit.vhd]

File Edit View Project Source Process Tools Window Layout Help

Design

View: ☒ Implementation ☐ Simulation

Hierarchy

- HW4
 - xc3s400-4pq208
 - POZ_COMPARE - Behavioral (POZ_C
 - M1 - CON_COMP_1_bit - Behavioral (CO
 - M2 - CON_COMP_1_bit - Behaviora**
 - M3 - CON_COMP_1_bit - Behaviora
 - M4 - CON_COMP_1_bit - Behaviora

No Processes Running

Processes: M2 - CON_COMP_1_bit - Behavioral

- Design Utilities
- Check Syntax

```
25 --use IEEE.NUMERIC_STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity CON_COMP_1_bit is
33     Port ( ai,bi,xi,yi,zi : in  STD_LOGIC;
34           O4,O5,O6 : out  STD_LOGIC);
35 end CON_COMP_1_bit;
36
37 architecture Behavioral of CON_COMP_1_bit is
38
39     Component COMP_1_bit is
40         Port ( a,b : in  STD_LOGIC;
41               x,y,z : out  STD_LOGIC);
42     end Component;
43
44     Component CONNECT is
45         Port ( ix3,ix2,iy3,iy2,iz3,iz2 : in  STD_LOGIC;
46               O1,O2,O3 : out  STD_LOGIC);
47     end Component;
48
49     Signal s1,s2,s3: std_logic;
50
51 begin
52
53     M1: COMP_1_bit port map (ai, bi, s1, s2, s3);
54     M2: CONNECT port map (xi, s1, yi, s2, zi, s3, O4,O5,O6);
55
56 end Behavioral;
57
58
```

Ln 37 Col 1 VHDL

Start Design Files Libraries

CON_COMP_1_bit.vhd POZ_COMPARE.vhd POZ_COMPARE (RTL2) POZ_COMPARE_tb.vhd COMP_1_bit_tb.vhd COMP_1_bit

ISE Project Navigator (P.20131013) - /home/ise/Documents/HW4/HW4.xise - [POZ_COMPARE (RTL2)]

File Edit View Project Source Process Tools Window Layout Help

Design

View: ☐ Implementation ☒ Simulation

Behavioral

Hierarchy

- HW4
 - xc3s400-4pq208
 - COMP_1_bit_tb - behavior (COMP_1_b
 - POZ_COMPARE_tb - behavior (POZ_C

No Processes Running

Processes: POZ_COMPARE_tb - behavior

- ISim Simulator
 - Behavioral Check Syntax
 - Simulate Behavioral Model

Start Design Files Libraries

CON_COMP_1_bit.vhd POZ_COMPARE.vhd POZ_COMPARE (RTL2) POZ_COMPARE_tb.vhd COMP_1_bit_tb.vhd

View by Category

Design Objects of Top Level Block

Instances

- POZ_COMPARE

Pins

- POZ_COMPARE

Signals

- a0
- a1

Properties of Instance: POZ_COMPARE

Name	Value
Type	POZ_COMPARE:1
Part	xc3s400-4-pq208
OriginalSymbol	POZ_COMPARE

[2732,1296]

ISE Project Navigator (P.20131013) - /home/ise/Documents/HW4/HW4.xise - [POZ_COMPARE (RTL2)]

File Edit View Project Source Process Tools Window Layout Help

Design View: Implementation Simulation

Hierarchy

- HW4
 - xc3s400-4pq208
 - POZ_COMPARE - Behavioral (POZ_COMPARE)
 - M1 - COMP_1_bit - Behavioral (COMP_1_bit)
 - M2 - CON_COMP_1_bit - Behavioral (CON_COMP_1_bit)
 - M3 - CON_COMP_1_bit - Behavioral (CON_COMP_1_bit)
 - M4 - CON_COMP_1_bit - Behavioral (CON_COMP_1_bit)

No Processes Running

Processes: POZ_COMPARE - Behavioral

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
- View RTL Schematic
- View Technology Schematic
- Check Syntax
- Generate Post-Synthesis Simulation
- Implement Design
- Generate Programming File

Start Design Files Libraries

CON_COMP_1_bit.vhd POZ_COMPARE.vhd POZ_COMPARE (RTL2) POZ_COMPARE_tb.vhd COMP_1_bit_tb.vhd

View by Category

Design Objects of Top Level Block

Instances

- M2
- M1
- M2

Pins

- bi
- M1
- M2

Signals

- a
- h

Properties of Signal: a

Name	Value
PortPolarity	Input
PortName	a
Name	a

[2076,2128]

[Terminal] [ISE Project Navigator (...)] [Terminal] [ISE Project Navigator (...)] [Terminal] [ISE Project Navigator (...)] [Documents - File Brow...]

ISim (P.20131013) - [Default.wcfg]

File Edit View Simulation Window Layout Help

Instances and Processes

Instance and Process Name	Design Unit	Block Type
poz_compare_tb	poz_compa...	VHDL Entity
std_logic_1164	std_logic_1...	VHDL Package

Name	Value
a3	0
a2	0
a1	0
a0	0
b3	0
b2	1
b1	0
b0	0
x	0
y	0
z	1

57.005 ns

0 ns 100 ns 200 ns 300 ns 400 ns 500 ns 600 ns 700 ns 800 ns 900 ns

X1: 57.005 ns

Default.wcfg

Console

This is a Full version of ISim.
Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.

ISim>

Console Compilation Log Breakpoints Find in Files Results Search Results

Sim Time: 1,000,000 ps