

HW3 - 10093

Sens. ERSOY

040200434

END

①

X	Y	Z	A	B	C
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	1	1
1	1	0	1	0	0
1	1	1	1	0	1

For A

X \ YZ	00	01	11	10
0	0	0	1	0
1	0	0	1	1

$$A = yz + xy = y(z + x)$$

For B

X \ YZ	00	01	11	10
0	0	1	0	1
1	1	1	0	0

$$B = y'z + xy' + x'yz'$$

$$= x'y'z + x'yz' + xy'z + xy'z'$$

$$= x'(y \oplus z) + x(y \oplus z)$$

$$= y \oplus z$$


For C

X \ YZ	00	01	11	10
0	1	0	0	1
1	0	1	1	0

$$C = x'y'z' + xz + x'yz'$$

$$= x'z' + xz$$

$$= \overline{x \oplus z}$$






2

x	y	z	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

x \ yz	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$F = xz + xy + yz$$



3

- $m_0 = 00000 = x'y'z't'w'$
- $m_{10} = 01010 = x'y.z't.w'$
- $m_{13} = 01101 = x'y.zt'w$
- $m_{14} = 01110 = x'y.zt.w'$
- $m_{15} = 01111 = x'y.zt.w$
- $m_{19} = 10001 = x.y'z't'w$
- $m_{24} = 11000 = x.y.z't'w'$
- $m_{28} = 11100 = x.y.zt'w'$
- $m_{29} = 11101 = x.y.zt'w$

- $m_2 = 00010 = x'y'z't.w'$
- $m_{16} = 10000 = x.y'z't'w'$
- $m_{31} = 11111 = x.y.zt.w$

	x	y	z	t	w	
0	0	0	0	0	0	✓
2	0	0	0	1	0	✓
16	1	0	0	0	0	✓
10	0	1	0	1	0	✓
18	1	0	0	1	0	✓
24	1	1	0	0	0	✓
13	0	1	1	0	1	✓
14	0	1	1	1	0	✓
28	1	1	1	0	0	✓
15	0	1	1	1	1	✓
29	1	1	1	0	1	✓
31	1	1	1	1	1	✓

	x	y	z	t	w
✓ 0, 2	0	0	0	-	0
✓ 0, 16	-	0	0	0	0
A 2, 10	0	-	0	1	0
✓ 2, 18	-	0	0	1	0
✓ 16, 18	1	0	0	-	0
B 16, 24	1	-	0	0	0
C 10, 14	0	1	-	1	0
D 24, 28	1	1	-	0	0
✓ 13, 15	0	1	1	-	1
E 14, 15	0	1	1	1	-
✓ 13, 29	-	1	1	0	1
F 28, 29	1	1	1	0	-
✓ 15, 31	-	1	1	1	1
✓ 29, 31	1	1	1	-	1



		x	y	z	t	w
G	0, 2, 16, 18	-	0	0	-	0
	0, 16, 2, 18	-	0	0	-	0
H	13, 15, 29, 31	-	1	1	-	1
	13, 29, 15, 31	-	1	1	-	1

$$F = C + D + G + H$$

$$= x'y'tw' + xyt'w' + y'z'w' + yz'w$$

	0	10	13	14	15	18	24	28	29
A		X							
B							X		
C		X		X					
D							X	X	
E				X	X				
F								X	X
G	X	X				X			
H			X		X				X

ISE Project Navigator (P.20131013) - /home/ise/Documents/HW3/HW3.xise - [HW3.vhd\*]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

HW3  
xc3s400-4pq208  
HW3 - Behavioral (HW3.vhd)  
M1 - Not\_Gate - Behavioral (Not\_Gate.vhd)  
M2 - Not\_Gate - Behavioral (Not\_Gate.vhd)  
M3 - Not\_Gate - Behavioral (Not\_Gate.vhd)  
M4 - Not\_Gate - Behavioral (Not\_Gate.vhd)  
M5 - Not\_Gate - Behavioral (Not\_Gate.vhd)  
M6 - And\_Gate\_4 - Behavioral (And\_Gate\_4.vhd)  
M7 - And\_Gate\_4 - Behavioral (And\_Gate\_4.vhd)  
M8 - And\_Gate\_3 - Behavioral (And\_Gate\_3.vhd)  
M9 - And\_Gate\_3 - Behavioral (And\_Gate\_3.vhd)  
M10 - Or\_Gate\_4 - Behavioral (Or\_Gate\_4.vhd)

No Processes Running

Processes: HW3 - Behavioral

Design Summary/Reports  
Design Utilities  
User Constraints  
Synthesize - XST  
View RTL Schematic  
View Technology Schematic  
Check Syntax  
Generate Post-Synthesis Simulation Model  
Implement Design  
Generate Programming File  
Configure Target Device  
Analyze Design Using ChipScope

23 entity HW3 is  
24     Port ( x,y,z,t,w : in   STD\_LOGIC;  
25           F : out   STD\_LOGIC);  
26 end HW3;  
27 architecture Behavioral of HW3 is  
28     Component Not\_Gate is  
29         Port ( I1 : in   STD\_LOGIC;  
30             O1 : out   STD\_LOGIC);  
31     end Component;  
32     Component And\_Gate\_3 is  
33         Port ( I2, I3, I4 : in   STD\_LOGIC;  
34             O2 : out   STD\_LOGIC);  
35     end Component;  
36     Component Or\_Gate\_4 is  
37         Port ( I5,I6,I7,I8 : in   STD\_LOGIC;  
38             O3 : out   STD\_LOGIC);  
39     end Component;  
40     Component And\_Gate\_4 is  
41         Port ( I9,I10,I11,I12 : in   STD\_LOGIC;  
42             O4 : out   STD\_LOGIC);  
43     end Component;  
44     Signal s1,s2,s3,s4,s5,s6,s7,s8,s9: std\_logic;  
45     begin  
46         M1: Not\_Gate port map (x, s1);  
47         M2: Not\_Gate port map (w, s2);  
48         M3: Not\_Gate port map (t, s3);  
49         M4: Not\_Gate port map (y, s4);  
50         M5: Not\_Gate port map (x, s5);  
51         M6: And\_Gate\_4 port map (s1, y, t, s2, s6);  
52         M7: And\_Gate\_4 port map (x, y, s3, s2, s7);  
53         M8: And\_Gate\_3 port map (s4, s5, s2, s8);  
54         M9: And\_Gate\_3 port map (y, z, w, s9);  
55         M10: Or\_Gate\_4 port map (s6, s7, s8, s9, F);  
56     end Behavioral;

HW3.vhd\* HW3 (RTL3)

Ln 26 Col 9 VHDL

ISE Project Navigator (P.20131013) - /home/ise/Documents/HW3/HW3.xise - [HW3 (RTL3)]

File Edit View Project Source Process Tools Window Layout Help

Design

View: ☒ Implementation ☐ Simulation

Hierarchy

- HW3
  - xc3s400-4pq208
    - HW3 - Behavioral (HW3.vhd)
      - M1 - Not\_Gate - Behavioral (Not\_Gate.vhd)
      - M2 - Not\_Gate - Behavioral (Not\_Gate.vhd)
      - M3 - Not\_Gate - Behavioral (Not\_Gate.vhd)
      - M4 - Not\_Gate - Behavioral (Not\_Gate.vhd)
      - M5 - Not\_Gate - Behavioral (Not\_Gate.vhd)
      - M6 - And\_Gate\_4 - Behavioral (And\_Gate\_4.vhd)
      - M7 - And\_Gate\_4 - Behavioral (And\_Gate\_4.vhd)
      - M8 - And\_Gate\_3 - Behavioral (And\_Gate\_3.vhd)
      - M9 - And\_Gate\_3 - Behavioral (And\_Gate\_3.vhd)
      - M10 - Or\_Gate\_4 - Behavioral (Or\_Gate\_4.vhd)

No Processes Running

Processes: HW3 - Behavioral

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
- View RTL Schematic
- View Technology Schematic
- Check Syntax
- Generate Post-Synthesis Simulation Model
- Implement Design
- Generate Programming File

Start Design Files Libraries

View by Category

Design Objects of Top Level Block

Instances

- M9
- M10

Pins

- M8
- M10

Signals

- M8
- M10


Properties: (No Selection)

Name	Value

Console Errors Warnings Find in Files Results View by Category

[Terminal] ISE Project Navigator (P...

[1400,3488]



The RTL Schematic shows a circuit with 10 components: M1 (Not\_Gate), M2 (Not\_Gate), M3 (Not\_Gate), M4 (Not\_Gate), M5 (Not\_Gate), M6 (And\_Gate\_4), M7 (And\_Gate\_4), M8 (And\_Gate\_3), M9 (And\_Gate\_3), and M10 (Or\_Gate\_4). The circuit is implemented in a 3-stage pipeline. Stage 1 consists of M1, M2, M3, and M4. Stage 2 consists of M5, M6, M7, and M8. Stage 3 consists of M9 and M10. The output of the circuit is connected to a 32-bit bus.

ApplicationsPlacesSystem

Thu Oct 26, 11:16 PM

ISim (P.20131013) - [Default.wcfg]

FileEditViewSimulationWindowLayoutHelp

Instances and Processes

Instance and Process Name	Design Unit	Block Type
hw3_tb	hw3_tb(beh...	VHDL Entity
std_logic_1164	std_logic_1...	VHDL Package

Name	Value
x	0
y	1
z	0
t	1
w	0
f	1

0 ns50 ns100 ns150 ns200 ns250 ns300 ns350 ns400 ns450 ns500 ns

115.000 ns

X1: 115.000 ns

Instances and ProcessesSource Files

Default.wcfg

Console

Compilation LogBreakpointsFind in Files ResultsSearch Results

This is a Full version of ISim.  
Time resolution is 1 ps  
Simulator is doing circuit initialization process.  
Finished circuit initialization process.  
ISim>

Sim Time: 1,000,000 ps

[Terminal]

ISE Project Navigator (...)

ISim (P.20131013) - [D...

Right Control