













AMC1200, AMC1200B

SBAS542D - APRIL 2011-REVISED JULY 2015

# AMC1200/B Fully-Differential Isolation Amplifier

### **Features**

- ±250-mV Input Voltage Range Optimized for Shunt Resistors
- Very Low Nonlinearity: 0.075% Maximum at 5 V
- Low Offset Error: 1.5 mV Maximum
- Low Noise: 3.1 mV<sub>RMS</sub> Typical
- Low High-Side Supply Current: 8 mA Maximum at 5 V
- Input Bandwidth: 60 kHz Minimum
- Fixed Gain: 8 (0.5% accuracy)
- High Common Mode Rejection Ratio: 108 dB
- 3.3-V Operation on Low-Side
- Certified Galvanic Isolation:
  - UL1577 and VDE V 0884-10 Approved
  - Isolation Voltage: 4250 V<sub>PEAK</sub> (AMC1200B)
  - Working Voltage: 1200 V<sub>PEAK</sub>
  - Transient Immunity: 10 kV/µs Minimum
- Typical 10-Year Lifespan at Rated Working Voltage (see Application Report SLLA197)
- Fully Specified Over the Extended Industrial Temperature Range

# 2 Applications

- Shunt Resistor Based Current Sensing in:
  - Motor Control
  - Green Energy
  - Frequency Inverters
  - Uninterruptible Power Supplies

# 3 Description

The AMC1200 and AMC1200B are precision isolation amplifiers with an output separated from the input circuitry by a silicon dioxide (SiO<sub>2</sub>) barrier that is highly resistant to magnetic interference. This barrier has been certified to provide galvanic isolation of up to 4250  $V_{PEAK}$  (AMC1200B) or 4000  $V_{PEAK}$ (AMC1200) according to UL1577 and VDE V 0884-10. Used in conjunction with isolated power supplies, these devices prevent noise currents on a high common mode voltage line from entering the local ground and interfering with or damaging sensitive circuitry.

The input of the AMC1200 or AMC1200B is optimized for direct connection to shunt resistors or other low voltage level signal sources. The excellent performance of the device supports accurate current control resulting in system-level power saving and, especially in motor-control applications, lower torque ripple. The common mode voltage of the output signal is automatically adjusted to either the 3-V or 5-V low-side supply.


The AMC1200 and AMC1200B are fully specified over the extended industrial temperature range of -40°C to 105°C and are available in a wide-body SOIC-8 package (DWV) and a gullwing-8 package (DUB).

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
AMC1200, AMC1200B	SOP (8)	9.50 mm × 6.57 mm		
	SOIC (8)	5.85 mm × 7.50 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Simplified Schematic





### **Table of Contents**

1	Features 1		7.4 Device Functional Modes	13
2	Applications 1	8	Application and Implementation	15
3	Description 1		8.1 Application Information	15
4	Revision History2		8.2 Typical Applications	15
5	Pin Configuration and Functions	9	Power Supply Recommendations	18
6	Specifications4	10	Layout	18
•	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	18
	6.2 ESD Ratings		10.2 Layout Example	19
	6.3 Recommended Operating Conditions	11	Device and Documentation Support	20
	6.4 Thermal Information		11.1 Documentation Support	20
	6.5 Electrical Characteristics		11.2 Related Links	20
	6.6 Typical Characteristics		11.3 Community Resources	20
7	Detailed Description 11		11.4 Trademarks	20
-	7.1 Overview		11.5 Electrostatic Discharge Caution	20
	7.2 Functional Block Diagram		11.6 Glossary	20
	7.3 Feature Description		Mechanical, Packaging, and Orderable Information	21

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision C (September 2013) to Revision D

**Page** 

### Changes from Revision B (August 2012) to Revision C

Page

•	Added DWV (SOIC-9) package to document	. 1
•	Changed last paragraph of Description section	1
•	Added DWV pin out drawing	. 3
•	Added DWV column to Thermal Information table	. 4
•	Added row for DWV package to <i>L(I01)</i> and <i>L(I02)</i> parameters in Package Characteristics table	12

#### Changes from Revision A (August 2011) to Revision B

Page

•	Changed Isolation Voltage feature bullet	1
•	Added AMC1200B device to data sheet	1
•	Changed title for Figure 25	10
•	Changed CTI parameter minimum value in Electrical Characteristics from ≥ 175 to ≥ 400	12

# Changes from Original (April 2011) to Revision A

Page

•	Changed sign for maximum junction temperature from minus to plus (typo)	. 4
•	Added "0.5-V step" to test condition for Rise/fall time parameter	. 5
•	Changed Figure 12	6
•	Changed Figure 13	7
•	Changed surge immunity parameter from ±4000 to ±6000	12

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



# 5 Pin Configuration and Functions



### **Pin Functions**

PIN		1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	VDD1	Power	High-side power supply
2	VINP	Analog input	Noninverting analog input
3	VINN	Analog input	Inverting analog input
4	GND1	Power	High-side analog ground
5	GND2	Power	Low-side analog ground
6	VOUTN	Analog output	Inverting analog output
7	VOUTP	Analog output	Noninverting analog output
8	VDD2	Power	Low-side power supply



# 6 Specifications

## 6.1 Absolute Maximum Ratings

Over the operating ambient temperature range, unless otherwise noted. (1)

	MIN	MAX	UNIT
Supply voltage, VDD1 to GND1 or VDD2 to GND2	-0.5	6	V
Analog input voltage at VINP, VINN	GND1 - 0.5	VDD1 + 0.5	V
Input current to any pin except supply pins	-10	10	mA
Maximum junction temperature, T <sub>J</sub> Max		150	°C
Storage Temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

	-		VALUE	UNIT
\/	Floatroototic discharge	Human-body model (HBM) JEDEC standard 22, test method A114-C.01 <sup>(1)</sup>	±2500	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T <sub>A</sub>	Operating ambient temperature range	-40		105	°C
VDD1	High-side power supply	4.5	5	5.5	٧
VDD2	Low-side power supply	2.7	5	5.5	V

### 6.4 Thermal Information

		AMC1200,		
	THERMAL METRIC <sup>(1)</sup>	DUB (SOP)	DWV (SOIC)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	75.1	102.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	61.6	49.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	39.8	56.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	27.2	16	°C/W
ΨЈВ	Junction-to-board characterization parameter	39.4	55.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.




# 6.5 Electrical Characteristics

All minimum/maximum specifications at  $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$  and within the specified voltage range, unless otherwise noted. Typical values are at  $T_A = 25^{\circ}\text{C}$ , VDD1 = 5 V, and VDD2 = 3.3 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT					<u>'</u>	
	Maximum input voltage before clipping	VINP – VINN		±320		mV
	Differential input voltage	VINP – VINN	-250		250	mV
V <sub>CM</sub>	Common mode operating range		-0.16		VDD1	V
Vos	Input offset voltage		-1.5	±0.2	1.5	mV
TCV <sub>OS</sub>	Input offset thermal drift		-10	±1.5	10	μV/K
CMRR	Common mode rejection retio	V <sub>IN</sub> from 0 V to 5 V at 0 Hz		108		dB
CIVIKK	Common mode rejection ratio	V <sub>IN</sub> from 0 V to 5 V at 50 kHz		95		dB
C <sub>IN</sub>	Input capacitance to GND1	VINP or VINN		3		pF
C <sub>IND</sub>	Differential input capacitance			3.6		pF
R <sub>IN</sub>	Differential input resistance			28		kΩ
	Small-signal bandwidth		60	100		kHz
OUTPUT						
	Nominal gain			8		
_		Initial, at T <sub>A</sub> = 25°C	-0.5%	±0.05%	0.5%	
G <sub>ERR</sub>	Gain error		-1%	±0.05%	1%	
TCG <sub>ERR</sub>	Gain error thermal drift			±56		ppm/K
		4.5 V ≤ VDD2 ≤ 5.5 V	-0.075%	±0.015%	0.075%	
	Nonlinearity	2.7 V ≤ VDD2 ≤ 3.6 V	-0.1%	±0.023%	0.1%	
	Nonlinearity thermal drift			2.4		ppm/K
	Output noise	VINP = VINN = 0 V		3.1		mV <sub>RMS</sub>
	·	vs VDD1, 10-kHz ripple		80		dB
PSRR	Power-supply rejection ratio	vs VDD2, 10-kHz ripple		61		dB
	Rise/fall time	0.5-V step, 10% to 90%		3.66	6.6	μs
		0.5-V step, 50% to 10%, unfiltered output		1.6	3.3	μs
	V <sub>IN</sub> to V <sub>OUT</sub> signal delay	0.5-V step, 50% to 50%, unfiltered output		3.15	5.6	μs
	551 5	0.5-V step, 50% to 90%, unfiltered output		5.26	9.9	μs
CMTI	Common mode transient immunity	V <sub>CM</sub> = 1 kV	10	15		kV/μs
	•	2.7 V ≤ VDD2 ≤ 3.6 V	1.15	1.29	1.45	
	Output common mode voltage	4.5 V ≤ VDD2 ≤ 5.5 V	2.4	2.55	2.7	V
	Short circuit current			20		mA
R <sub>OUT</sub>	Output resistance			2.5		Ω
POWER S						
VDD1	High-side supply voltage		4.5	5	5.5	V
VDD2	Low-side supply voltage		2.7	5	5.5	V
I <sub>DD1</sub>	High-side supply current			5.4	8	mA
וטט	2 - State Saffery Samour	2.7 V < VDD2 < 3.6 V		3.8	6	mA
$I_{DD2}$	Low-side supply current	4.5 V < VDD2 < 5.5 V		4.4	7	mA
P <sub>DD1</sub>	High-side power dissipation			27	44	mW
י ו'טט	g oldo powor dissipation	2.7 V < VDD2 < 3.6 V		11.4	21.6	mW
$P_{DD2}$	Low-side power dissipation	4.5 V < VDD2 < 5.5 V		22	38.5	mW




# 6.6 Typical Characteristics






# **Typical Characteristics (continued)**




# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**






# **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**

At VDD1 = VDD2 = 5 V, VINP = -250 mV to 250 mV, and VINN = 0 V, unless otherwise noted.



Voltage



# 7 Detailed Description


#### 7.1 Overview

The AMC1200 is a fully-differential precision isolation amplifier. The analog input signal is converted to a digital signal and then transferred across a capacitive isolation barrier. The digital modulation used in the AMC1200 together with the isolation barrier characteristics result in excellent reliability and transient immunity.

After processing the digital signal with a low-pass filter, an analog signal is provided at the outputs. The main building blocks are shown in the *Functional Block Diagram* section.

The  $SiO_2$ -based capacitive isolation barrier supports a high level of magnetic field immunity, as described in application report, ISO72x Digital Isolator Magnetic-Field Immunity (SLLA181), available for download at www.ti.com.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Insulation Characteristics

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
$V_{IORM}$	Maximum working insulation voltage					1200	$V_{PEAK}$	
		Qualification test: after Input/Outp Subgroup 2/3 V <sub>PR</sub> = V <sub>IORM</sub> × 1.2, discharge < 5 pC				1140	$V_{PEAK}$	
V <sub>PR</sub>	Input to output test voltage	Qualification test: method a, after subgroup 1, $V_{PR} = V_{IORM} \times 1.6$ , t discharge < 5 pC				1920	$V_{PEAK}$	
		100% production test: method b1, V <sub>PR</sub> = V <sub>IORM</sub> x 1.875, t = 1 s, partial discharge < 5 pC				2250	$V_{PEAK}$	
.,	Transient evenueltees	Qualification test: t = 60 s	AMC1200			4000	$V_{PEAK}$	
$V_{IOTM}$	Transient overvoltage	Qualification test. t = 60 s	AMC1200B			4250	$V_{PEAK}$	
	Qu		Qualification test: V <sub>TEST</sub> = V <sub>ISO</sub> ,	AMC1200			4000	$V_{PEAK}$
.,	la sulation valtana nan I II	t = 60 s	AMC1200B			4250	$V_{PEAK}$	
V <sub>ISO</sub>	Insulation voltage per UL	100% production test: V <sub>TEST</sub> =	AMC1200			4800	$V_{PEAK}$	
		1.2 x V <sub>ISO</sub> , t = 1 s AMC1200B				5100	V <sub>PEAK</sub>	
R <sub>S</sub>	Insulation resistance	$V_{IO}$ = 500 V at $T_{S}$			> 10 <sup>9</sup>		Ω	



## **Feature Description (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PD	Pollution degree			2		0

#### 7.3.2 IEC 61000-4-5 Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
$V_{IOSM}$	Surge immunity	1.2-μs/50-μs voltage surge and 8-μs/20-μs current surge	±6000	V

# 7.3.3 IEC 60664-1 Ratings<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	SPECIFICATION		
Basic isolation group	Material group	II		
	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I-IV		
Installation classification	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-IV		
Installation classification	Rated mains voltage ≤ 400 V <sub>RMS</sub>	I-III		
	Rated mains voltage < 600 V <sub>RMS</sub>	I-III		

<sup>(1)</sup> Over operating free-air temperature range (unless otherwise noted).

# 7.3.4 Package Characteristics(1)

	PARAMETER	TEST CONDIT	TONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (clearance)	Shortest terminal to terminal	8			mm	
L(IU1)	Millimum all gap (clearance)	distance through air	DUB package	7			mm
	Minimum external tracking	Shortest terminal to terminal	DWV package	8			mm
L(I02)	(creepage)	distance across the package surface	DUB package	7			mm
СТІ	Tracking resistance (comparative tracking index)	DIN IEC 60112/VDE 0303 part	≥ 400			<b>V</b>	
	Minimum internal gap (internal clearance)	Distance through the insulation	Distance through the insulation				mm
R <sub>IO</sub>	Isolation resistance	Input to output, $V_{IO}$ = 500 V, all the barrier tied together to creat device, $T_A$ < 85°C			> 10 <sup>12</sup>		Ω
	Input to output, $V_{IO} = 500 \text{ V}$ , $85^{\circ}\text{C} \le T_A < T_A \text{ max}$				> 10 <sup>11</sup>		Ω
C <sub>IO</sub>	Barrier capacitance input to output	$V_I = 0.5 V_{PP}$ at 1 MHz			1.2		pF
$C_{I}$	Input capacitance to ground	$V_I = 0.5 V_{PP}$ at 1 MHz		<u> </u>	3		pF

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of a specific application. Take care to maintain the creepage and clearance distance of the board design to ensure that the mounting pads of the isolator on the printed-circuit-board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal according to the measurement techniques shown in the TI Isolation Glossary. Techniques such as inserting grooves and/or ribs on the PCB are used to help increase these specifications.

# 7.3.5 IEC Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output (I/O) circuitry. A failure of the I/O circuitry can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IS	Safety input, output, or supply current	$\theta_{JA} = 246^{\circ}\text{C/W}, V_{IN} = 5.5 \text{ V}, T_{J} = 150^{\circ}\text{C}, T_{A} = 25^{\circ}\text{C}$			10	mA
$T_C$	Maximum case temperature				150	°C

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



The safety-limiting constraint is the operating virtual junction temperature range specified in the *Absolute Maximum Ratings* table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determine the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed in the JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages* and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

#### 7.3.6 Regulatory Information

VDE/IEC	UL
Certified according to VDE V 0884-10	Recognized under 1577 component recognition program
Certificate number: 40016131	File number: E181974

# 7.3.7 Isolation Amplifier

The AMC1200 device consists of a second order delta-sigma modulator input stage including an internal reference and clock generator. The output of the modulator and clock signal are differentially transmitted over the integrated capacitive isolation barrier that separates the high- and low-voltage domains. The received bitstream and clock signals are synchronized and processed by a third-order analog filter with a nominal gain of 8 on the low-side and presented as a differential output of the device, as shown in *Functional Block Diagram* section.

#### 7.3.8 Analog Input

The analog input range is tailored to directly accommodate a voltage drop across a shunt resistor used for current sensing. However, there are two restrictions on the analog input signals, VINP and VINN. If the input voltage exceeds the range AGND - 0.5 V to AVDD + 0.5 V, the input current must be limited to 10 mA to prevent the implemented input protection diodes from damage. In addition, the linearity and the noise performance of the device are ensured only when the differential analog input voltage remains within  $\pm 250 \text{ mV}$ .

The differential analog input of the AMC1200 and AMC1200B devices is a switched-capacitor circuit based on a second-order modulator stage that digitizes the input signal into a 1-bit output stream. These devices compare the differential input signal ( $V_{IN} = VINP - VINN$ ) against the internal reference of 2.5 V using internal capacitors that are continuously charged and discharged with a typical frequency of 10 MHz. With the S1 switches closed,  $C_{IND}$  charges to the voltage difference across VINP and VINN. For the discharge phase, both S1 switches open first and then both S2 switches close.  $C_{IND}$  discharges to approximately AGND + 0.8 V during this phase. Figure 31 shows the simplified equivalent input circuitry.




Figure 31. Equivalent Input Circuit

#### 7.4 Device Functional Modes

The AMC1200 is operational when the power supplies VDD1 and VDD2 are applied as specified in the *Recommended Operating Conditions* section.



# **Device Functional Modes (continued)**

The AMC1200 does not have any additional functional modes.



# **Application and Implementation**

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


# 8.1 Application Information

The AMC1200 and AMC1200B devices offer unique linearity, high input common mode rejection, low DC errors and low temperature drift. These features make the AMC1200 a robust, high-performance isolation amplifier for industrial applications where high voltage isolation is required.

# 8.2 Typical Applications

#### 8.2.1 Motor Control

Figure 32 shows a typical operation of the AMC1200 and AMC1200B devices in a motor-control application. Measurement of the motor phase current is done through the shunt resistor, R<sub>SHUNT</sub> (in this case, a two-terminal shunt).



(1) Place these capacitors as close as possible to the AMC device.

Figure 32. Typical Application Diagram

The high-side power supply (VDD1) for the AMC1200 and AMC1200B are derived from the power supply of the upper gate driver. Further details are provided in the *Power Supply Recommendations* section.

The high transient immunity of the AMC1200 and AMC1200B ensures reliable and accurate operation even in high-noise environments such as the power stages of the motor drives.

As shown in Figure 37, TI recommends placing the bypass and filter capacitors as close as possible to the AMC device to ensure best performance.

Copyright © 2011-2015, Texas Instruments Incorporated Submit Documentation Feedback



# **Typical Applications (continued)**

#### 8.2.1.1 Design Requirements

For better performance, the differential input signal is filtered using RC filters (components  $R_2$ ,  $R_3$ , and  $C_2$ ). Optionally,  $C_3$  and  $C_4$  can be used to reduce charge dumping from the inputs. In this case, take care when choosing the quality of these capacitors; mismatch in values of these capacitors leads to a common mode error at the modulator input. If implemented, TI recommends using NP0 capacitors for  $C_2$ ,  $C_3$  and  $C_4$ .




Figure 33. Shunt-Based Current Sensing with the AMC1200

Similar to the current measurements, isolated voltage measurements can be performed as described in the .

#### 8.2.1.2 Detailed Design Procedure

The floating ground reference (GND1) is derived from the end of the shunt resistor, which is connected to the negative input of the AMC1200 (VINN). If a four-terminal shunt is used, the inputs of the AMC1200 are connected to the inner leads and GND1 is connected to one of the outer shunt leads. The differential input of the AMC1200 ensures accurate operation even in noisy environments.

TI recommends limiting the value of resistors  $R_2$  and  $R_3$  to less than 24  $\Omega$  to avoid the incomplete settling of the AMC1200 input circuitry. The section provides more details on the AMC1200 input circuitry.

The differential output of the AMC1200 can either directly drive an analog-to-digital converter (ADC) input or can be further filtered before being processed by the ADC. For more information on the general procedure to design the filtering and driving stages for SAR ADCs, consult the TI Precision Designs 18 bit, 1Msps Data Acquisition Block Optimized for Lowest Distortion and Noise (SLAU515), and 18 bit Data Acquisition Block Optimized for Lowest Power (SLAU513) available for download at www.ti.com



# **Typical Applications (continued)**

#### 8.2.1.3 Application Curve

In frequency inverter applications the power switches must be protected in case of an overcurrent condition. To allow fast powering off of the system, low delay caused by the isolation amplifier is required. Figure 34 shows the typical full-scale step response of the AMC1200.




Figure 34. Typical Step Response of the AMC1200

#### 8.2.2 Isolated Voltage Measurement

The AMC1200 and AMC1200B can also be used for isolated voltage measurement applications, as shown in a simplified way in Figure 35. In such applications, usually a resistor divider ( $R_1$  and  $R_2$  in Figure 35) is used to match the relatively small input voltage range of the AMC device.  $R_2$  and the input resistance  $R_{IN}$  of the AMC1200 also create a resistance divider that results in additional gain error. With the assumption that  $R_1$  and  $R_{IN}$  have a considerably higher value than  $R_2$ , the resulting total gain error can be estimated using Equation 1:

$$G_{ERRTOT} = G_{ERR} + \frac{R_2}{R_{IN}}$$

where

G<sub>FRR</sub> = the gain error of AMC device.




Figure 35. Voltage Measurement Application

Copyright © 2011–2015, Texas Instruments Incorporated

Submit Documentation Feedback

(1)



# 9 Power Supply Recommendations

In a typical frequency inverter application, the high-side power supply for the AMC1200 (VDD1) is derived from the system supply, as shown in Figure 36. For lowest cost, a Zener diode can be used to limit the voltage to 5 V  $\pm$  10%. TI recommends using a 0.1- $\mu$ F, low-ESR decoupling capacitor for filtering this power-supply. TI also recommends using a 0.1- $\mu$ F decoupling capacitor for filtering the power-supply on the VDD2 side. For best performance, place these capacitors (C<sub>1</sub> and C<sub>4</sub>) as close as possible to the VDD1 and VDD2 pins respectively. If better filtering is required, an additional 1- $\mu$ F to 10- $\mu$ F capacitor can be used in parallel to C<sub>1</sub> and C<sub>4</sub>.




Figure 36. Zener Diode Based High-Side Supply

For higher power efficiency and better performance, a buck converter can be used; an example of such an approach is based on the LM5017. A reference design including performance test results and layout documentation can be downloaded at PMP9480, *Isolated Bias Supplies + Isolated Amplifier Combo for Line Voltage or Current Measurement.* 

### 10 Layout

### 10.1 Layout Guidelines

A layout recommendation showing the critical placement of the decoupling capacitors that be placed as close as possible to the AMC1200 while maintaining a differential routing of the input signals is shown in Figure 37.

To maintain the isolation barrier and the high CMTI of the device, the distance between the high-side ground (GND1) and the low-side ground (GND2) should be kept at maximum; that is, the entire area underneath the device should be kept free of any conducting materials.



# 10.2 Layout Example




Figure 37. Layout Recommendation



# 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- TI Isolation Glossary, SLLA353
- 18 bit, 1Msps Data Acquisition Block Optimized for Lowest Distortion and Noise, SLAU515
- 18 bit Data Acquisition Block Optimized for Lowest Power, SLAU513
- High-Voltage Lifetime of the ISO72x Family of Digital Isolators, SLLA197
- ISO72x Digital Isolator Magnetic-Field Immunity, SLLA181
- AMC1100: Replacement of Input Main Sensing Transformer in Inverters with Isolate Amplifier, SLAA552
- Isolated Current Sensing Reference Design Solution, 5A, 2kV, TIPD121
- Isolated Bias Supplies + Isolated Amplifier Combo for Line Voltage or Current Measurement, PMP9480
- TPS62120 Data Sheet, SLVSAD5
- MSP430F471xx Data Sheet, SLAS626
- SN6501 Data Sheet, SLLSEA0
- LM5017 Data Sheet, SNVS783

#### 11.2 Related Links

The following table lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
AMC1200	Click here	Click here	Click here	Click here	Click here
AMC1200B	Click here	Click here	Click here	Click here	Click here

## 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# **Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2011–2015, Texas Instruments Incorporated





8-Mar-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
AMC1200BDUB	ACTIVE	SOP	DUB	8	50	Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-3-260C-168 HR	-40 to 105	(4/5) 1200B	Samples
AMC1200BDUBR	ACTIVE	SOP	DUB	8	350	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 105	1200B	Samples
AMC1200BDWV	ACTIVE	SOIC	DWV	8	64	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-2-260C-1 YEAR	-40 to 105	AMC1200B	Samples
AMC1200BDWVR	ACTIVE	SOIC	DWV	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	AMC1200B	Samples
AMC1200SDUB	ACTIVE	SOP	DUB	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 105	AMC1200	Samples
AMC1200SDUBR	ACTIVE	SOP	DUB	8	350	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 105	AMC1200	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

8-Mar-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF AMC1200:

Automotive: AMC1200-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com 30-Sep-2016

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1200BDUBR	SOP	DUB	8	350	330.0	24.4	10.9	10.01	5.85	16.0	24.0	Q1
AMC1200BDWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1200SDUBR	SOP	DUB	8	350	330.0	24.4	10.9	10.01	5.85	16.0	24.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 30-Sep-2016




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1200BDUBR	SOP	DUB	8	350	358.0	335.0	35.0
AMC1200BDWVR	SOIC	DWV	8	1000	367.0	367.0	38.0
AMC1200SDUBR	SOP	DUB	8	350	406.0	348.0	63.0

DUB (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ANSI Y14.5 M—1982.


B. This drawing is subject to change without notice.

Dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.254mm.



# DUB (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOIC



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/sampterms.htm">http://www.ti.com/sc/docs/sampterms.htm</a>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated