




IF Stage
Phase: 4
Created by: Pourna Sengupta
Date: 3/12/2021






	EX Stage
	Phase: 4
	Created by: Pourna Sengupta
	Date: 3/12/2021



## Register File Write



\ \ / D	Stage

Phase: 4


Created by: Pourna Sengupta

Date: 3/12/2021

Signal Labels
Signals In Signals Out Signals Internal

r\_STG\_SIG s\_STG\_SIG s\_STG\_SIG

s\_STG\_SIG



	Shape Library	
	Phase: ALL	
	Created by: Steve Sheafor	
	Date: 5/28/2018	