



IF Stage
Phase: 4
Created by: Purna Sengupta
Date: 3/12/2021




ID Stage
Phase: 4
Created by: Pournu Sengupta
Date: 3/12/2021




EX Stage
Phase: 4
Created by: Purna Sengupta
Date: 3/12/2021

WB Pipeline



ME Stage
Phase: 4
Created by: Purna Sengupta
Date: 3/12/2021


Register File Write




WB Stage
Phase: 4
Created by: Purna Sengupta
Date: 3/12/2021

Signal Labels		
Signals In	Signals Out	Signals Internal
r_STG_SIG	s_STG_SIG	s_STG_SIG
s_STG_SIG		


Register




Arithmetic




Register File




Multiplexors




Decoder



Control



Memories



Shape Library
Phase: ALL
Created by: Steve Sheafor
Date: 5/28/2018