

# DESIGN SPECIFICATION DOCUMENT

ECE-593: Fundamentals of Pre-Silicon Validation

Maseeh College of Engineering and Computer Science

Winter, 2026



Project Name: Design, Implementation, and Verification  
of Asynchronous FIFO

Members: Monesh Karet, Senkathir Mutharasu

Date: 01/28/26

Project Name	Design, Implementation, and Verification of Asynchronous FIFO
Location	Portland, Oregon, United States of America
Start Date	Jan 15 <sup>th</sup> 2026
Estimated Finish Date	March 15 <sup>th</sup> , 2026
Completed Date	

Prepared by: 10	
Prepared for: Prof. Venkatesh Patil	
Team Member Name	Email
Monesh Karetí	monesh@pdx.edu
Senkathir Mutharasu	senkmuth@pdx.edu

#### Design Features:

We have two modules operating at different clock frequencies:

- **Sender (Module A): 500 MHz (fA)**
- **Receiver (Module B): 500 MHz (fB)**

#### Write and Read Conditions:

- **Writing:** After every write operation, Module A writes continuously (write idle cycles = 0). This means data is written once every 1 clock cycle.
- **Reading:** After each read operation, Module B waits 4 clock cycles before reading the next data. This means data is read once every 5 clock cycles.

#### Timing Calculations:

- **Time to write one data item:**  $1 \times 2 \text{ ns} = 2 \text{ ns}$
- **Time to write an entire burst (450 data items):**  $450 \times 2 \text{ ns} = 900 \text{ ns}$
- **Time to read one data item:**  $5 \times 2 \text{ ns} = 10 \text{ ns}$
- **Total data read in 900 ns:**  $900 \div 10 = 90 \text{ data items}$
- **Data remaining in FIFO:**  $450 - 90 = 360$

#### FIFO Depth Requirement:

Since the receiver is slower than the sender, some data will accumulate in the FIFO. To ensure smooth operation, the minimum FIFO depth should be at least 360 entries to store the extra data.

So we take the depth to be **512**, which is  $2^9$ .

**Project Description:**

This project focuses on the design and verification of an Asynchronous FIFO (First-in First-Out) buffer. The FIFO is a critical digital design component used for safe data transfer between two independent clock domains. The primary goal is to ensure reliable communication by preventing data loss, duplication, and metastability when the write and read clocks operate at different frequencies or phases

**Important Signals/Flags:****Write-side interface**

- wclk – Write clock.
- wrst\_n – Active-low reset for write domain.
- wr\_en – Write enable; when high and not full, data is written to FIFO.
- wr\_data[DATA\_WIDTH-1:0] – Data input from sender.

**Read-side interface**

- rclk – Read clock.
- rrst\_n – Active-low reset for read domain.
- rd\_en – Read enable; when high and not empty, data is read from FIFO.
- rd\_data [DATA\_WIDTH-1:0] – Data output to receiver.

**Status flags**

- full – FIFO cannot accept more data.
- empty – FIFO has no valid data.
- almost\_full – FIFO occupancy above 3/4 of depth. (to be implemented)
- almost\_empty – FIFO occupancy below 1/4 of depth (to be implemented)


**Design Signals**

wr\_en: write enable  
wr\_data: write data  
full: FIFO is full  
empty: FIFO is empty  
rd\_en: read enable  
rd\_data: read data  
b\_wptr: binary write pointer  
g\_wptr: gray write pointer  
b\_wptr\_next: binary write pointer next  
g\_wptr\_next: gray write pointer next  
b\_rptr: binary read pointer  
g\_rptr: gray read pointer  
b\_rptr\_next: binary read pointer next  
g\_rptr\_next: gray read pointer next  
b\_rptr\_sync: binary read pointer synchronized  
b\_wptr\_sync: binary write pointer synchronized

## Block Diagram

For ECE-593 Final Project  
Venkatesh Patil

### Design and Verification of Asynchronous FIFO



## References/Citations

[https://vlsiverify.com/verilog/verilog-codes/asynchronous-fifo/#google\\_vignette](https://vlsiverify.com/verilog/verilog-codes/asynchronous-fifo/#google_vignette)