

Microprocessor Design Bootcamp: Verification 101

• • •

December 19, 2025

Why Verification is Important?

Why Verification is Important?

Logarithmic Cost of Defect Escapes




Image source: <https://www.intrinsix.com/blog/bug-tracking-for-soc-asic-design-verification-projects>

Why Verification is Important?

Logarithmic Cost of Defect Escapes




Image source: <https://www.intrinsix.com/blog/bug-tracking-for-soc-asic-design-verification-projects>

Why Verification is Important?

A bug costed

Samsung

\$17 billion

SAMSUNG
Galaxy Note7



Why Verification is Important?

A bug can cost lives



How microprocessors are verified?

How microprocessors are verified?

RTL (Verilog/VHDL/...)


```
module truth_table_verilog_example (F, A, B, C);
    module (truth_table_verilog_example (F, A, B, C);
        input A, B, C;
        module (truth_table_verilog_example (F, A, B, C);
            module (truth_table_verilog_example (F, A, B, C);
                module (truth_table_verilog_example (F, A, B, C);
                    input A, B, C;
                    output F;
                    reg F;

                    always @ (A or B or C)
                    begin //begin the procedural statements
                        case (A,B,C) //variable that affect the procedure
                            //The 3'b simply means that we're
                            //considering three bit binary variable
                            3'b000: F = 0b0;
                            3'b001: F = 0b0;
                            3'b010: F = b1;
                            3'b011: F = 0b0;
                            3'b100: F = b1;
                            3'b101: F = 0b0;
                            3'b110: F = b1;
                            3'b111: F = 0b0;
                        endcase
                    end //end the begin statement
                endmodule
            endmodule
        endmodule
    endmodule
endmodule
```

How microprocessors are verified?


RTL (Verilog/VHDL/...)

```
module truth_table_verilog_example (F, A, B, C);
    module (truth_table_verilog_example (F, A, B, C);
        input A, B, C;
        module (truth_table_verilog_example (F, A, B, C);
            input A, B, C;
            output F;
            reg F;
            always @ (A or B or C)
            begin //begin the procedural statements
                case (A,B,C) //variable that affect the procedure
                    //The 3'b simply means that we're
                    //considering three bit binary variable
                    3'000: F = 0b;
                    3'001: F = 0b;
                    3'010: F = b1;
                    3'011: F = 0b;
                    3'100: F = b1;
                    3'101: F = 0b;
                    3'110: F = b1;
                    3'111: F = 0b;
                endcase
            end //end the begin statement
        endmodule
    endmodule
endmodule
```




How microprocessors are verified?

Design Under Test (DUT)




How microprocessors are verified?

Testbench





How microprocessors are verified?

Testbench




How microprocessors are verified?

Testbench




How microprocessors are verified?



Which
tests to
run?


How microprocessors are verified?



Unit
Tests


How microprocessors are verified?

Testbench




$$3 \times 3 = 9$$

How microprocessors are verified?




How microprocessors are verified?



How microprocessors are verified?

Testbench


Unit tests are not enough




9

C - CXC


How microprocessors are verified?



How microprocessors are verified?



How microprocessors are verified?



How do we
know if the test
passed or
failed?

How microprocessors are verified?

Comparison with the “golden” model



How microprocessors are verified?

The golden model:

- very-high level abstraction of the processor

How microprocessors are verified?

The golden model:

- very-high level abstraction of the processor
- is independent software

How microprocessors are verified?

The golden model:

- very-high level abstraction of the processor
- is independent software
- is simple, has no implementation details

How microprocessors are verified?

The golden model:

- very-high level abstraction of the processor
- is independent software
- is simple, has no implementation details
- changes architectural state on the instruction level granularity

How microprocessors are verified?

The comparison with the golden model can be implemented:

- 1) by end-of-simulation architectural state comparison

How microprocessors are verified?

The comparison with the golden model can be implemented:

- 1) by end-of-simulation architectural state comparison
- 2) by trace comparison

How microprocessors are verified?

The comparison with the golden model can be implemented:

- 1) by end-of-simulation architectural state comparison
- 2) by trace comparison
- 3) by co-simulation

How microprocessors are verified?

Testbench with
DUT and memory Golden model



How microprocessors are verified?

Testbench with
DUT and memory Golden model



How microprocessors are verified?


Testbench with
DUT and memory

Golden model



Load the
binary

How microprocessors are verified?



How microprocessors are verified?


Testbench with
DUT and memory




Golden model




How microprocessors are verified?




How microprocessors are verified?




How microprocessors are verified?



How microprocessors are verified?



How microprocessors are verified?



How microprocessors are verified?

How much to simulate?

How microprocessors are verified?

To measure quality of the simulation, we use these metrics:

- code coverage metrics

How microprocessors are verified?

To measure quality of the simulation, we use these metrics:

- code coverage metrics
- circuit specific coverage metrics

How microprocessors are verified?

To measure quality of the simulation, we use these metrics:

- code coverage metrics
- circuit specific coverage metrics
- **functional coverage metrics**

How microprocessors are verified?

To measure quality of the simulation, we use these metrics:

- code coverage metrics
- functional coverage metrics
- circuit specific coverage metrics
- time since the last bug was found

How microprocessors are verified?


To measure quality of the simulation, we use these metrics:

- code coverage metrics
- functional coverage metrics
- circuit specific coverage metrics
- time since the last bug was found
- All of the above are proxy metrics


Problem statement

Verification takes long time and
enormous engineering effort


Problem statement



Problem statement




Problem statement



Problem statement

ASIC: Where Verification Engineers Spend Their Time



Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation


Mentor
A Siemens Business

Problem statement


Despite so much time and effort, bugs
sneak into silicon

Problem statement


Simulation resistant “superbugs”



Problem statement



Problem statement



Problem statement

To sum up the challenges:

- 1) verification is time consuming
- 2) there are bugs that are not detected by simulation

Now let's build the golden model for sCPU!

sCPU Verilog RTL



sCPU golden
model

