## Improvement of Shipped Product Quality Level for Logic VLSIs Based on Semiconductor Layout

Kazuhiko Iwasaki
Tokyo Metropolitan University

## **OUTLINE**

- Background
- Critical Area Analysis
- Weighted Fault Coverage
- SPQL for Benchmark Circuits
- Experimental Results from Renesas
- Steiner Tree and Critical Area

