Table 2-20. Effective Address Calculation
Time

EA COMPONENTS		CLOCKS*
Displacement Only		6
Base or Index Only	(BX,BP,SI,DI)	5
Displacement + Base or Index	(BX,BP,SI,DI)	9
Base	BP+DI, BX+SI	7
+ Index	BP+SI, BX+DI	8
Displacement +	BP+DI+DISP BX+SI+DISP	11
Base + Index	BP+SI+DISP BX+DI+DISP	12

^{*}Add 2 clocks for segment override

that the BIU can obtain the bus on demand, i.e., that no other processors are competing for the bus.)

With typical instruction mixes, the time actually required to execute a sequence of instructions will typically be within 5-10% of the sum of the individual timings given in table 2-21. Cases can be constructed, however, in which execution time may be much higher than the sum of the figures provided in the table. The execution time for a given sequence of instructions, however, is always repeatable, assuming comparable external conditions (interrupts, coprocessor activity, etc.). If the execution time for a given series of instructions must be determined exactly, the instructions should be run on an execution vehicle such as the SDK-86 or the iSBC 86/12TM board.

Table 2-21. Instruction Set Reference Data

AAA	AAA (no operands) ASCII adjust for addition					O D I T S Z A P C U UU X U X
Operands		Clocks	Transfers*	Bytes		Coding Example
(no operands)		4	_	1	AAA	

AAD	AAD (no d ASCII adju	operands) ust for divi	sion	Flags ODITSZAPC	
Operands	~	Clocks	Transfers*	Bytes	Coding Example
(no operands)		60	_	2	AAD

AAM	AAM (no ASCII adj			Flags	O D I T S Z A P C U X X U X U	
Operands		Clocks	Transfers*	Bytes	С	oding Example
(no operands)		83		1	AAM	

AAS	AAS (no o ASCII adju			Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		4		1	AAS

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

Table 2-21. Instruction Set Reference Data (Cont'd.)

ADC	ADC des Add with	tination,sc carry	ource	Flägs ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
register, register	:	3	<u> </u>	2	ADC AX, SI
register, memory memory, register		9 + EA 16 + EA	1 2	2-4 2-4	ADC DX, BETA [SI] ADC ALPHA [BX] [SI], DI
register, immediate		4	· !—	3-4	ADC BX, 256
memory, immediate accumulator, immediate		17 + EA 4	<u>2</u>	3-6 2-3	ADC GAMMA, 30H ADC AL, 5

ADD	ADD des	tination,sc	ource	Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
register, register register, memory memory, register		3 9+EA 16+EA	 1 2	2 2-4 2-4	ADD CX, DX ADD DI, [BX].ALPHA ADD TEMP, CL
register, immediate memory, immediate accumulator, immediate		4 17+EA 4	<u>2</u> —	3-4 3-6 2-3	ADD CL, 2 ADD ALPHA, 2 ADD AX, 200

AND	AND des Logical a	tination,so	ource	Flags ODITSZAPC	
Operands	:	Clocks	Transfers*	Bytes	Coding Example
register, register register, memory memory, register register, immediate memory, immediate accumulator, immediate		3 9+EA 16+EA 4 17+EA	1 2 - 2	2 2-4 2-4 3-4 3-6 2-3	AND AL,BL AND CX,FLAG_WORD AND ASCII [DI],AL AND CX,0F0H AND BETA, 01H AND AX, 01010000B

CALL target Call a procedure				Flags ODITSZAPO	
Operands	Clocks	Transfers*	Bytes	Coding Examples	
near-proc far-proc memptr 16 regptr 16 memptr 32	19 28 21 + EA 16 37 + EA	1 2 2 1 4	3 5 2-4 2 2-4	CALL NEAR_PROC CALL FAR_PROC CALL PROC_TABLE [SI] CALL AX CALL [BX].TASK [SI]	

CBW	Flags ODITSZAPC				
Operands	11	Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	_	1	CBW

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

Table 2-21. Instruction Set Reference Data (Cont'd.)

			Set Kereren		
CLC	CLC (no	operands) erry flag			Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2		1	CLC
CLD		operands) rection flag	-		Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	_	1	CLD
CLI		operands) terrupt flag			Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	_	1	CLI
CMC	CMC (no operands) Complement carry flag				Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	_	1	СМС
СМР		stination,so e destinatio			Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
register, register register, memory memory, register register, immediate memory, immediate accumulator, immediate		3 9+EA 9+EA 4 10+EA 4	- 1 1 - 1	2 2-4 2-4 3-4 3-6 2-3	CMP BX, CX CMP DH, ALPHA CMP [BP+2], SI CMP BL, 02H CMP [BX].RADAR [DI], 3420H CMP AL, 00010000B
CMPS	CMPS d Compar		ource-string		Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
dest-string, source-string (repeat) dest-string, source-str	ing	22 9+22/rep	2 2/rep	1	CMPS BUFF1, BUFF2 REPE CMPS ID, KEY

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

Table 2-21. Instruction Set Reference Data (Cont'd.)

CWD		operands) word to dou			Flags ODITSZAPC
Operands	* * * *	Clocks	Transfers*	Bytes	Coding Example
(no operands)		5	-	1	CWD
DAA	,	operands) adjust for a	ddition		Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		4	- ;	1	DAA
		·			
DAS	•	operands) adjust for s	ubtraction		Flags ODITSZAPC
Operands	4	Clocks	Transfers*	Bytes	Coding Example
(no operands)		. 4	_	1	DAS
DEC	DEC des Decreme				Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
reg16 reg8 memory		2 3 15+EA	<u>-</u> 2	1 2 2-4	DEC AX DEC AL DEC ARRAY [SI]

DIV		DIV source Division, unsigned			Flags ODITSZAPC U UUUUU		
Operands	ž.	Clocks	Transfers*	Bytes	Coding Example		
reg8		80-90	 1	2	DIV CL		
reg16	2 .	144-162		2	DIV BX		
mem8		(86-96)	1	2-4	DIV ALPHA		
		+EA		ľ			
mem16		(150-168)	1 ,	2-4	DIV TABLE [SI]		
		+EA	** *		to the second of		

ESC	ESC exte	ernal-opcod	de,source	Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
immediate, memory immediate, register		8 + EA 2	1. 	2-4 2	ESC 6,ARRAY [SI] ESC 20,AL

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

Table 2-21. Instruction Set Reference Data (Cont'd.)

HLT	HLT (no d	operands)		Flags ODITSZAPC	
Operands		Clocks Transfers* Bytes			Coding Example
(no operands)		2		1	HLT

IDIV		IDIV sou Integer d			Flags ODITSZAPC U UUUUU	
	Operands		Clocks	Transfers*	Bytes	Coding Example
reg8			101-112	-	2	IDIV BL
reg16			165-184		2	IDIV CX
mem8			(107-118) + EA	1	2-4	IDIV DIVISOR_BYTE [SI]
mem16			(171-190) + EA	1	2-4	IDIV [BX].DIVISOR_WORD

IMUL	IMUL sour Integer mu		on	Flags ODITSZAPC	
Operands	Clocks Transfers* Bytes				Coding Example
reg8 reg16 mem8	1	80-98 128-154 (86-104)	_ _ 1	2 2 2-4	IMUL CL IMUL BX IMUL RATE_BYTE
mem16	(+ EA (134-160) + EA	1	2-4	IMUL RATE_WORD [BP] [DI]

IN	1	nulator,por e or word	t	Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
accumulator, immed8 accumulator, DX		10 8	1	2 1	IN AL, 0FFEAH IN AX, DX

INC	INC destination Increment by 1				Flags ODITSZAPC XXXX
Operands	Clo	ocks	Transfers*	Bytes	Coding Example
reg16 reg8 memory	15	2 3 + EA		1 2 2-4	INC CX INC BL INC ALPHA [DI] [BX]

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

Table 2-21. Instruction Set Reference Data (Cont'd.)

INT	INT interi	rupt-type		Flags ODITSZAPC	
Operands	the two teachers	Clocks	Transfers*	Bytes	Coding Example
immed8 (type = 3) immed8 (type ≠ 3)		52 51	5 5	1 2	INT 3 INT 67

INTR [†]		ernal mas if INTR and	kable interrup d IF=1	Flags ODITSZAPC	
Operands	V	Clocks	Transfers*	Coding Example	
(no operands)		61	7 ·	N/A	N/A

INTO	operands) if overflow		Flags ODITSZAPC 00	
Operands	Clocks	Transfers*	Bytes	Coding Example
(no operands)	53 or 4	5	1 .	INTO

IRET	IRET (no Interrupt			Flags ODITSZAPC RRRRRRRR	
Operands CI			Transfers*	Bytes	Coding Example
(no operands)		24	3	1	IRET

JA/JNBE		short-lab	el p if not below	Flags ODITSZAPC	
Operands	Operands Clocks Transfers* Bytes				Coding Example
short-label		16 or 4	- -	2	JA ABOVE

JAE/JNB	JAE/JNB short-lab Jump if above or ed		Flags ODITSZAPC	
Operands	Clocks	Transfers*	Bytes	Coding Example
short-label	16 or 4	_	2	JAE ABOVE_EQUAL

JB/JNAE	JB/JNAE short-label Jump if below/Jump if not above nor equal				Flags ODITSZAPC
Operands		ocks	Transfers*	Bytes	Coding Example
short-label	16	or 4	_	2	JB BELOW

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer. †INTR is not an instruction; it is included in table 2-21 only for timing information.

Table 2-21. Instruction Set Reference Data (Cont'd.)

	1010 2-21. 1	nsu ucuoi	i Set Referen	CData	(Cont a.)
JBE/JNA		A short-lab elow or eq	el ual/Jump if no	ot above	Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4		2	JNA NOT_ABOVE
JC	JC short			Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4		2	JC CARRY_SET
JCXZ short-label Jump if CX is zero				Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		18 or 6	_	2	JCXZ COUNT_DONE
JE/JZ		ort-label equal/Jump	o if zero	Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4		2	JZ ZERO
JG/JNLE		E short-lab reater/Jur	el mp if not less r	or equal	Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	_	2	JG GREATER
JGE/JNL		short-lab	el qual/Jump if r	Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	· —	2	JGE GREATER_EQUAL
JL/JNGE		short-labo	el if not greater r	or equal	Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

16 or 4

short-label

JL LESS

Table 2-21. Instruction Set Reference Data (Cont'd.)

JLE/JNG short-label Jump if less or equal/Jump if not greater				Flags ODITSZAPC	
Operands	Cle	ocks	Transfers*	Bytes	Coding Example
short-label	16	or 4	_	2	JNG NOT_GREATER

		JMP targe Jump	et		Flags ODITSZAPC	
	Operands		Clocks	Transfers*	Bytes	Coding Example
short-label			15	_	2	JMP SHORT
near-label			15	<i>i</i> —	3	JMP WITHIN_SEGMENT
far-label			15		- 5	JMP FAR_LABEL
memptr16			18 + EA	1	2-4	JMP [BX].TARGET
regptr16			11	_	2	JMP CX
memptr32			24 + EA	2	2-4	JMP OTHER.SEG [SI]

JNC		JNC show			-	Flags ODITSZAPC
	Operands		Clocks	Transfers*	Bytes	Coding Example
short-label			16 or 4	<u>-</u>	2	JNC NOT_CARRY

JNE/JNZ	JNE/JNZ short-label Jump if not equal/Jump if not zero				Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	<u></u>	2	JNE NOT_EQUAL

JNO	JNO shor		V		Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4		2	JNO NO_OVERFLOW

JNP/JPO JNP/JPO short-label Jump if not parity/Jump if par				odd	Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	_	2	JPO ODD_PARITY

JNS	JNS short-lab Jump if not sig		village of the second s	Flags ODITSZAPC	
Operands		cks	Transfers*	Bytes	Coding Example
short-label	16	or 4	_	2	JNS POSITIVE

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

Table 2-21. Instruction Set Reference Data (Cont'd.)

10	JO short- Jump if o				Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	_	2	JO SIGNED_OVRFLW
JP/JPE		hort-label arity/Jum	p if parity even	ı .	Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	_	2	JPE EVEN_PARITY
JS	JS short- Jump if s				Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	_	2	JS NEGATIVE
LAHF	LAHF (no operands) Load AH from flags				Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		4	_	1	LAHF
LDS		ination,so			Flags ODITSZAPC
Operands		Clocks	Transfers	Bytes	Coding Example
reg16, mem32		16 + EA	2	2-4	LDS SI,DATA.SEG [DI]
LEA	LEA destination, source Load effective address				Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
reg16, mem16		2+EA		2-4	LEA BX, [BP] [DI]
LES		ination,son			Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
reg16, mem32		16 + EA	2	2-4	LES DI, [BX].TEXT_BUFF

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

Table 2-21. Instruction Set Reference Data (Cont'd.)

LOCK	LOCK (n Lock bus	o operands	s)	Flags ODITSZAP.C	
Operands	\$. # 	Clocks	Transfers*	Bytes	Coding Example
(no operands)		2		1	LOCK XCHG FLAG,AL

LODS	LODS so Load stri	urce-string ng		Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
source-string (repeat) source-string		12 9+13/rep	1 1/rep	1	LODS CUSTOMER_NAME

LOOP	LOOP short-label Loop			***	Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		17/5	_	. 2	LOOP AGAIN

LOOPE/LOOPZ		L OOPZ sh qual/Loop		Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		18 or 6	_	2	LOOPE AGAIN

LOOPNE/LOOPNZ	LOOPNE/LOOPNZ Loop if not equal/L		Flags ODITSZAPC	
Operands	Clocks	Transfers*	Bytes	Coding Example
short-label	19 or 5		2	LOOPNE AGAIN

I I W I VI I I	NMI (external no Interrupt if NMI	onmaskable inter = 1	Flags OSITSZAPC		
Operands	Clock	s Transfers*	Bytes	Coding Example	
(no operands)	50	5	N/A	N/A	

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer. †NMI is not an instruction; it is included in table 2-21 only for timing information.

Table 2-21. Instruction Set Reference Data (Cont'd.)

MOV	MOV de: Move	stination,sc	ource	Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
memory, accumulator		10	1	3	MOV ARRAY [SI], AL
accumulator, memory		10	1	3	MOV AX, TEMP_RESULT
register, register		2		2	MOV AX,CX
register, memory		8+EA	1	2-4	MOV BP, STACK_TOP
memory, register		9+EA	1	2-4	MOV COUNT [DI], CX
register, immediate		4		2-3	MOV CL, 2
memory, immediate		10 + EA	1	3-6	MOV MASK [BX] [SI], 2CH
seg-reg, reg16		2	_	2	MOV ES, CX
seg-reg, mem16		8 + EA	1	2-4	MOV DS, SEGMENT_BASE
reg16, seg-reg		2	_	2	MOV BP, SS
memory, seg-reg		9 + EA	1	2-4	MOV [BX].SEG_SAVE, CS

MOVS	MOVS do Move str	0,	ource-string	Flags ODITSZAPC	
Operands	Clocks		Transfers*	Bytes	Coding Example
dest-string, source-string (repeat) dest-string, source-str	ing	18 9+17/rep	2 2/rep	1	MOVS LINE EDIT_DATA REP MOVS SCREEN, BUFFER

MOVSB/MOVSW	1	/MOVSW (n ring (byte/w	o operands) vord)	Flags ODITSZAPC		
Operands		Clocks	Transfers*	Bytes	Coding Example	
(no operands)		18	2	1	MOVSB	
(repeat) (no operands)		9+17/rep	2/rep	1	REP MOVSW	

MUL	MUL source Multiplication, unsi	gned	Flags ODITSZAPC	
Operands	Clocks Transfers* Bytes			Coding Example
reg8 reg16 mem8 mem16	70-77 118-133 (76-83) + EA (124-139) + EA	_ _ 1	2 2 2-4 2-4	MUL BL MUL CX MUL MONTH [SI] MUL BAUD_RATE

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

Table 2-21. Instruction Set Reference Data (Cont'd.)

NEG		NEG destination Negate			Flags ODITSZAPC X XXX1*		
	Operands		Clocks	Transfers*	Bytes	Coding Example	
register memory			3 16 + EA	2	2 2-4	NEG AL NEG MULTIPLIER	

^{*0} if destination = 0

NOP	NOP (no operands) No Operation				Flags ODITSZAPC		
Operands		Clocks	Transfers*	Bytes	Co	ding Example	
(no operands)		3	_	1	NOP	e e e e e e e e e e e e e e e e e e e	

NOT	ination ot			Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
register memory		3 16 + EA	_ 2	2 2-4	NOT AX NOT CHARACTER

OR	OR destination, source Logical inclusive or				Flags ODITSZAPC XXUX0	
Operands		Clocks	Transfers*	Bytes	Coding Example	
register, register register, memory memory, register accumulator, immediate register, immediate memory, immediate		3 9+EA 16+EA 4 4 17+EA	1 2 —	2 2-4 2-4 2-3 3-4 3-6	OR AL, BL OR DX, PORT_ID [DI] OR FLAG_BYTE, CL OR AL, 01101100B OR CX,01H OR [BX].CMD_WORD,0CFH	

OUT		OUT port, Output by			Flags ODITSZAP (2	
	Operands		Clocks	Transfers*	Bytes	Coding Example	
immed8, accur DX, accumulat			10 8	1 1	2 1	OUT 44, AX OUT DX, AL	

POP	POP dest Pop word			Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
register seg-reg (CS illegal) memory		8 8 17+EA	1 1 2	1 1 2-4	POP DX POP DS POP PARAMETER

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

Table 2-21. Instruction Set Reference Data (Cont'd.)

POPF		o operands s off stack	s)	Flags ODITSZAPC RRRRRRRR	
Operands	Clocks	Transfers*	Bytes	Coding Example	
(no operands)		8	1	1	POPF

LEUSO	PUSH so Push wo	urce rd onto sta	ck	Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
register seg-reg (CS legal) memory		11 10 16+EA	1 1 2	1 1 2-4	PUSH SI PUSH ES PUSH RETURN_CODE [SI]

PUSHF		no operano js onto sta		Flags ODITSZAPC	
Operands	-	Clocks	Transfers*	Bytes	Coding Example
(no operands)		10	1	1	PUSHF 10 10 10 10 10 10 10 10 10 10 10 10 10

RCL	RCL destination,count Rotate left through carry				Flags ODITSZAPC
Operands	CI	ocks	Transfers*	Bytes	Coding Example
register, 1 register, CL memory, 1 memory, CL	8 + 15 20 -	2 -4/bit +EA +EA+		2 2 2-4 2-4	RCL CX,1 RCL AL, CL RCL ALPHA,1 RCL [BP].PARM, CL

RCR	1	signation,co		Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
register, 1 register, CL memory, 1 memory, CL		2 8+4/bit 15+EA 20+EA+ 4/bit		2 2 2-4 2-4	RCR BX,1 RCR BL, CL RCR [BX].STATUS,1 RCR ARRAY [DI], CL

INEF	REP (no operands) Repeat string operation				Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	_	1	REP MOVS DEST, SRCE

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

Table 2-21. Instruction Set Reference Data (Cont'd.)

REPE/REPZ	EPZ (no op	erands) while equal/whil	Flags ODITSZAPC	
Operands	Clocks	Transfers*	Bytes	Coding Example
(no operands)	 2	, <u>–</u>	1	REPE CMPS DATA, KEY

REPNE/REPNZ		•	operands) while not equal/r	Flags ODITSZAPC	
Operands	Thus.	Clocks	Transfers*	Bytes	Coding Example
(no operands)		2	_	1	REPNE SCAS INPUT_LINE

I D E I	RET optiona Return from			Flags ODITSZAPC	
Operands	С	locks	Transfers*	Bytes	Coding Example
(intra-segment, no pop) (intra-segment, pop) (inter-segment, no pop) (inter-segment, pop)		8 12 18 17	1 1 2 2	1 3 1 3	RET 4 RET 4 RET 2

ROL	ROL destination,count Rotate left			Flags ODITSZAPC X X		
Operands	Clocks	Transfers	Bytes	Coding Examples		
register, 1	2	· · · · · · · · · · · · · · · · · · ·	2	ROL BX, 1		
register, CL	8+4/bit	- 11	2	ROL DI, CL		
memory, 1	15+EA	2	2-4	ROL FLAG_BYTE [DI],1		
memory, CL	20 + EA +	2	2-4	ROL ALPHA, CL		
er e	4/bit	e e e		en e		

ROR		ROR destination,count Rotate right			Flags ODITSZAPC	
Operand Clocks		Clocks	Transfers*	Bytes	Coding Example	
register, 1	11.4	2		2	ROR AL, 1	
register, CL		8+4/bit	, : -	2	ROR BX, CL	
memory, 1		15+EA	2	2-4	ROR PORT_STATUS, 1	
memory, CL		20 + EA +	2	2-4	ROR CMD_WORD, CL	
		4/bit				

SAHF			o operands I into flags)	Flags ODITSZAPC RRRRR	
Operands Clock		Clocks	Transfers*	Bytes	Coding Example	
(no operands)			4	4 41	1	SAHF

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

Table 2-21. Instruction Set Reference Data (Cont'd.)

SAL/SHL	SAL/SHL destinati Shift arithmetic left		Flags ODITSZAPC		
Operands	Clocks	Transfers*	Bytes	Coding Examples	
register,1 register, CL memory,1 memory, CL	2 8+4/bit 15+EA 20+EA+ 4/bit		2 2 2-4 2-4	SAL AL,1 SHL DI, CL SHL [BX].OVERDRAW, 1 SAL STORE_COUNT, CL	

SAR		SAR destination, source Shift arithmetic right			Flags ODITSZAPO		
Operands	•	Clocks	Transfers*	Bytes	Coding Example		
register, 1		2	_	2	SAR DX,1		
register, CL		8+4/bit		2	SAR DI, CL		
memory, 1		15 + EA	2	2-4	SAR N_BLOCKS, 1		
memory, CL		20 + EA +	2	2-4	SAR N_BLOCKS, CL		
		4/bit					

SBB	SBB destination, source Subtract with borrow			Flags ODITSZAPC	
Operands	v	Clocks	Transfers*	Bytes	Coding Example
register, register register, memory memory, register accumulator, immediate register, immediate memory, immediate		3 9+EA 16+EA 4 4 17+EA	1 2 - - 2	2 2-4 2-4 2-3 3-4 3-6	SBB BX, CX SBB DI, [BX].PAYMENT SBB BALANCE, AX SBB AX, 2 SBB CL, 1 SBB COUNT [SI], 10

SCAS	SCAS de Scan str	est-string ing		Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
dest-string (repeat) dest-string		15 9+15/rep	1 1/rep	1 1	SCAS INPUT_LINE REPNE SCAS BUFFER

SEGMENT [†]		NT override to specifie	prefix ed segment	Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)	1.0	2	_	1	MOV SS:PARAMETER, AX

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

[†]ASM-86 incorporates the segment override prefix into the operand specification and not as a separate instruction. SEGMENT is included in table 2-21 only for timing information.

Table 2-21. Instruction Set Reference Data (Cont'd.)

SHR	SHR destination,count Shift logical right			Flags ODITSZAP	
Operands	Clocks	Transfers*	Bytes	Coding Example	
register, 1 register, CL memory, 1 memory, CL	2 8+4/bit 15+EA 20+EA+ 4/bit		2 2 2-4 2-4	SHR SI, 1 SHR SI, CL SHR ID_BYTE [SI] [BX], 1 SHR INPUT_WORD, CL	

SINGLE STEP†		STEP (Trap	flag interrupt	Flags ODITSZAPC 00		
Operands		Clocks	Transfers*	Bytes	Coding Example	
(no operands)		50	5	N/A	N/A	

STC	STC (no operands) Set carry flag		Flags ODITSZAPC		
Operands	Clocks	Transfers*	Bytes	Coding Example	
(no operands)	2		1	STC	V 2

	TD (no operands) et direction flag			Flags ODITSZAPC		
Operands	Clocks	Transfers*	Bytes	Coding Example		
(no operands)	2	_	1	STD		

STI	STI (no operands) Set interrupt enable flag				Flags ODITSZAPC	
Operands	Clocks	Transfers*	Bytes	Coding Example		
(no operands)		2		1	STI	

STOS	est-string rte or word string			Flags ODITSZAP		
Operands		Clocks	Transfers*	Bytes	Coding Example	
dest-string (repeat) dest-string		11 9+10/rep	1 1/rep	1 1	STOS PRINT_LINE REP STOS DISPLAY	

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer. †SINGLE STEP is not an instruction; it is included in table 2-21 only for timing information.

Table 2-21. Instruction Set Reference Data (Cont'd.)

SUB	SUB desti Subtraction	•	urce	Flags ODITSZAPC X XXXX	
Operands	Clocks Transfers* Bytes				Coding Example
register, register register, memory memory, register accumulator, immediate register, immediate memory, immediate		3 9+EA 16+EA 4 4 17+EA	1 2 — —	2 2-4 2-4 2-3 3-4 3-6	SUB CX, BX SUB DX, MATH_TOTAL [SI] SUB [BP+2], CL SUB AL, 10 SUB SI, 5280 SUB [BP].BALANCE, 1000

TEST	stination,so on-destruc	ource tive logical an	Flags ODITSZAPC XXUX0		
Operands	Clocks	Transfers*	Coding Example		
register, register	3		2	TEST SI, DI	
register, memory	9+EA	1	2-4	TEST SI, END_COUNT	
accumulator, immediate	4	<u> </u>	2-3	TEST AL, 00100000B	
register, immediate	5		3-4	TEST BX, 0CC4H	
memory, immediate	11 + EA	_	3-6	TEST RETURN_CODE, 01H	

WAIT	WAIT (no operands Wait while TEST pin		Flags ^O	DITSZAPC	
Operands	Clocks Transfers* Bytes			Codir	ng Example
(no operands)	3 + 5n	· _	1	WAIT	

хсна	XCHG destination, source Exchange				Flags ODITSZAPC
Operands		Clocks	Transfers*	Bytes	Coding Example
accumulator, reg16 memory, register register, register	·	3 17+EA 4	<u></u>	1 2-4 2	XCHG AX, BX XCHG SEMAPHORE, AX XCHG AL, BL

XLAT	XLAT source-table Translate				Flags ODITSZAPC
Operands C		Clocks	Transfers*	Bytes	Coding Example
source-table		11	1	1	XLAT ASCII_TAB

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

XOR		tination,so exclusive o		Flags ODITSZAPC 0 XXUX0	
Operands		Clocks Transfers* Bytes		Coding Example	
register, register	+ 1 %	3		2	XOR CX, BX
register, memory	· · · · · · ·	9+EA	1	2-4	XOR CL, MASK_BYTE
memory, register		16+EA	2	2-4	XOR ALPHA [SI], DX
accumulator, immediate	1 11	4	_	2-3	XOR AL, 01000010B
register, immediate	100	4	-	3-4	XOR SI, 00C2H
memory, immediate		17 + EA	2	3-6	XOR RETURN_CODE, 0D2H

Table 2-21. Instruction Set Reference Data (Cont'd.)

2.8 Addressing Modes

The 8086 and 8088 provide many different ways to access instruction operands. Operands may be contained in registers, within the instruction itself, in memory or in I/O ports. In addition, the addresses of memory and I/O port operands can be calculated in several different ways. These addressing modes greatly extend the flexibility and convenience of the instruction set. This section briefly describes register and immediate operands and then covers the 8086/8088 memory and I/O addressing modes in detail.

Register and Immediate Operands

Instructions that specify only register operands are generally the most compact and fastest executing of all instruction forms. This is because the register "addresses" are encoded in instructions in just a few bits, and because these operations are performed entirely within the CPU (no bus cycles are run). Registers may serve as source operands, destination operands, or both.

Immediate operands are constant data contained in an instruction. The data may be either 8 or 16 bits in length. Immediate operands can be accessed quickly because they are available directly from the instruction queue; like a register operand, no bus cycles need to be run to obtain an immediate operand. The limitations of immediate operands are that they may only serve as source operands and that they are constant values.

Memory Addressing Modes

Whereas the EU has direct access to register and immediate operands, memory operands must be transferred to or from the CPU over the bus. When the EU needs to read or write a memory operand, it must pass an offset value to the BIU. The BIU adds the offset to the (shifted) content of a segment register producing a 20-bit physical address and then executes the bus cycle(s) needed to access the operand.

The Effective Address

The offset that the EU calculates for a memory operand is called the operand's effective address or EA. It is an unsigned 16-bit number that expresses the operand's distance in bytes from the beginning of the segment in which it resides. The EU can calculate the effective address in several different ways. Information encoded in the second byte of the instruction tells the EU how to calculate the effective address of each memory operand. A compiler or assembler derives this information from the statement or instruction written by the programmer. Assembly language programmers have access to all addressing modes.

Figure 2-34 shows that the execution unit calculates the EA by summing a displacement, the content of a base register and the content of an index register. The fact that any combination of these three components may be present in a given instruction gives rise to the variety of 8086/8088 memory addressing modes.

^{*}For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.