


I completed this assignment entirely on my own except for discussion with Janice tsai.

4-bit sequential multiplier bladebox diagram:





FSM state diagram




FJM I/0:

Inputs: start, clock

Output: clock enable, clear carry, mode (select (R), mode relect(L)

Inputs: AIB, start clock output: 8-bit product



circuit description

- · When the start signal is given, the clear carry clears the carry in the 8-bit adder, the clock is enabled, and both model selects are set to 0.
- · Our inputs A and B are loaded into the stair parallel load left shift register + 4-bit parallel load right shift register respectfully.
- After the inputs are loaded, mode/select(RFI because we want the LSB of the multiplier. Mode/select(L) = 0 still because the first partial multiplication must be w/ the original multiplicand, not snifted left at all.
- the LSB of the 4-bit parallel load right shift register is outputted and used as the selector of the 8 x 2 to 1 mux because ne will only add the contents of the multiplicand, which is stored in the 5-bit parallel load left shift register, to the accumulating product if the LSB of the multiplier is 1. Otherwise, we just add 0.
- · Then, add the output of the mux to the current product being stored in the 8-bit parallel [Dad register with the use of an 8-bit adder and store it back into the 8-bit register.
- · This is repeated for 3 cycles, where mode/select (L) = mode/select (R)=1, clear carry=1, and clock enable=1.

- mode | selects are both I blc we want to shift both inputs*

- clear camp remains I because we perform independent additions each cycle
- clock charle remains 1 to continue providing CP to our registers + adder
- · our circuit has performed 4 shifts and adds, and our product will be completely computed.