


I completed this assignment entirely on my own except for discussion with Janice Tsai.

4-bit sequential multiplier blackbox diagram:



Examples: 2×4
 $a = 2 = (0010)_2$
 $b = 4 = (0100)_2$


$$\begin{array}{r} 0010 \\ \times 0100 \\ \hline 0000 \\ 00000 \\ 001000 \\ 0000000 \\ \hline 10000 = 8 \checkmark \end{array}$$

3×6
 $a = 3 = (0011)_2$
 $b = 6 = (0110)_2$

$$\begin{array}{r} 0011 \\ \times 0110 \\ \hline 0000 \\ 00110 \\ 001100 \\ 0000000 \\ \hline 10010 = 18 \checkmark \end{array}$$

Annotations: "shift left" with an arrow pointing left, and "we LSB + shift right" with an arrow pointing right. A blue circle highlights the LSB of the multiplier (0) and the corresponding product bit (0).

FSM state diagram



s = start signal
ce = clock enable
m = mode
cc = clear carry


mode = 0 parallel load
mode = 1 serial load
mR = m/s for 4-bit parallel load right shift register
mL = m/s for 8-bit parallel load left shift register

FSM I/O:

Inputs: start, clock
Output: clock enable, clear carry, mode/select (R), mode select (L)

}

Inputs: A, B, start, clock
output: 8-bit product



circuit description

- When the start signal is given, the clear carry clears the carry in the 8-bit adder, the clock is enabled, and both mode/selects are set to 0.
- Our inputs A and B are loaded into the 8-bit parallel load left shift register + 4-bit parallel load right shift register respectively.
- After the inputs are loaded, mode/select(R) = 1 because we want the LSB of the multiplier. mode/select(L) = 0 still because the first partial multiplication must be w/ the original multiplicand, not shifted left at all.
- The LSB of the 4-bit parallel load right shift register is outputted and used as the selector of the 8 x 2 to 1 mux because we will only add the contents of the multiplicand, which is stored in the 8-bit parallel load left shift register, to the accumulating product if the LSB of the multiplier is 1. Otherwise, we just add 0.
- Then, add the output of the mux to the current product being stored in the 8-bit parallel load register with the use of an 8-bit adder and store it back into the 8-bit register.
- This is repeated for 3 cycles, where mode/select(L) = mode/select(R) = 1, clear carry = 1, and clock enable = 1.
 - mode/selects are both 1 b/c we want to shift both inputs*
 - clear carry remains 1 because we perform independent additions each cycle
 - clock enable remains 1 to continue providing CP to our registers + adder
- our circuit has performed 4 shifts and adds, and our product will be completely computed.