






Title <b>Arty A7</b>		Rev <b>E.2</b>
Circuit PMOD, BTN, SWTs		 <b>DIGILENT®</b> Copyright 2022
Doc# 500-319		
Engineer MTA		
Author GMA		
Date 1/25/2022		
Sheet# 1	out of 12	













Title		Rev
Arty A7		E.2
Circuit LEDs		
Doc# 500-319		
Engineer MTA		
Author GMA		
Date 1/25/2022		
Sheet# 2 out of 12		




Copyright 2022




Note: Terminate N signals next to Analog Header

IC1A




XC7A100T-1CSG324C

IC1C




XC7A100T-1CSG324C

IC1B




XC7A100T-1CSG324C



Title		Rev
Arty A7		E.2
Circuit	FPGA Banks	
Doc#	500-319	
Engineer	MTA	
Author	GMA	
Date	1/25/2022	
Sheet#	4 out of 12	Copyright 2022

IC1D


BANK 34






XC7A100T-1CSG324C

IC1E


BANK 35



XC7A100T-1CSG324C




Title		Rev
Arty A7		E.2
Circuit		
FPGA Banks		
Doc# 500-319		
Engineer MTA		
Author GMA		
Date 1/25/2022		
Sheet# 5 out of 12	Copyright 2022	




Title		Rev
Arty A7		E.2
Circuit		
Doc#		500-319
Engineer		MTA
Author		GMA
Date		1/25/2022
Sheet#		6 out of 12



Copyright 2022






NOTE: REF\_CLK In Mode ( ETH\_REF\_CLK = 25MHz )

NOTE: PHY MDIO Address = 00001

Title		Rev
Arty A7		E.2
Circuit		
Doc#		
Engineer		
Author		
Date		
Sheet#	8 out of 12	Copyright 2022







Title		Rev
Arty A7		E.2
Circuit		
Doc#		
Engineer		
Author		
Date		
Sheet#	9 out of 12	Copyright 2022

This page intentionally left blank.

Title		Rev
Arty A7		E.2
Circuit		
Doc#		
Engineer		
Author		
Date		
Sheet# 10 out of 12	Copyright 2022	



VCCINT Voltage Configuration

R260	R265	VCCINT
Load	No Load	1.0V
No Load	Load	0.95V

DDR Voltage Configuration

R261	R266	DDRVC	DDRVTT
Load	No Load	1.5V	0.75V
No Load	Load	1.35V	0.675V

Title  
**Arty A7**

Rev  
**E.2**

Circuit  
Power Regulation  
Doc# 500-319  
Engineer MTA  
Author GMA  
Date 1/25/2022  
Sheet# 11 out of 12



Copyright 2022

