

# FPGA Example\_2\_PWM

2022. 07. 06.


삼성전자

정석용




#### ■ Button Debouncing 모듈

- ▶ 스위치 신호를 그대로 사용하는 대신, slow\_clk\_enable 신호에 동기화 시켜 안정화 시킴
  - ▶ 1) 노이즈 제거, 2) 버튼 클릭 → 단발성 동작(Delayed Edge detecting)






#### ■ Button Debouncing 모듈



#### **Button Debouncing**






### ■ Button Debouncing 모듈

> Source Code 검증 RTL Simulation


```
54
55
        D-FlipFlop
      module DFF(
56
57
          input clk,
          input en,
58
          input D,
59
60
          output reg Q
61
62
63 (
     always @(posedge clk) begin
64
          if(en==1) // slow clock enable signal
65
             Q \leftarrow D;
66
67
     endmodule
68
69
70
     // Debouncing module for push buttons on FPGA
     module Button_Debouncing(
71
         input clk,
72
          input en,
73
          input signal,
74
75
          output single_pulse
76
77
78
         wire Q1, Q2;
79
80
          DFF DFF1(clk, en, signal, Q1);
          DFF DFF2(clk, en, Q1, Q2);
81
          assign single_pulse = Q1 & (~ Q2) & en;
82
83
84
```





#### ■ PWM\_Generator 모듈

- ➤ 전체 코드 Simulation
  - ▶ 버튼 입력에 따라 Duty 가변







## Example\_2\_PWM\_수정

### ■ PWM\_Generator 최종 결과

- ➤ Source코드를 3개로 분할
  - Button\_Debouncing
  - define
  - PWM\_Generator
- ➤ Counter / Button / PWM State 별 Simulation

