



## Sequential Circuits Analysis p.198




1


## 정리> Positive edge FF 동작



2



3




4

가정) 게이트 지연 시간

not:1, nand,nor:2


and,or:3 xor:4



5


5

## 입력 시점, 출력 시점을 생각하자. p.204




7

7




9



10

## Sequential Circuits Simulation positive edge

p.205



11

## 앞장의 시뮬레이션을 보고 ...

### ■ 상태표

State(t)	input	State(t+1)	output
0	0	알 수 없다	
0	1	1	0
1	0	0	1
1	1	알 수 없다	

12

12



정리> edge FF을 가진 순차회로에서 입력,출력,상태결정 시기는?  
 가정1: positive edge FF일 경우  
 가정2: negative edge FF일 경우

