

8-3 컴퓨터 설계 기초

p. 437

단순 컴퓨터 아키텍처

단순 컴퓨터 아키텍처의 제어장치를 이해한다.
프로그램 가능한 시스템에 대한 제어설계
명령어 → 마이크로 연산으로 실현

1

1

8.7 단순 컴퓨터(SC : Simple computer) 아키텍처 p.437

- ▶ 이해를 돋기 위한 단순한 구조
- ▶ 데이터 처리 장치+제어장치+메모리


storage resources
for SC

- ▶ Memory의 구성

▶ 프로그램

▶ 명령어(instruction)들

▶ data 저장



1

2

8.7 단순 컴퓨터 아키텍처 p.438

- ▶ 메모리 외의 저장공간 : PC, Regs

▶ PC(program counter)

- ▶ 실행할 다음 명령어의 메모리주소를 저장


- ▶ 병렬로딩 기능

- ▶ 제어장치는 상태에 따라 명령어 순서를 바꿀 수 있다.


▶ count 기능(+1)

- ▶ 일반적인 순차처리

▶ 연산기능(\pm offset)



제어 장치



3

programmable System / nonprogrammable System

- ▶ 제어 장치의 비교

▶ programmable System

- ▶ 메모리에 명령어들을 둔다
- ▶ 제어장치가
 - 명령어 해석
 - 순서결정
 - 제어 워드 발생(실행)

이 과정을 살펴보자.



4

2

명령어 셋 (Instruction Set) Architecture (ISA) p.439

▶ 명령어(instruction)

▶ Instruction Set

▶ 한 컴퓨터의 수행 가능한 명령어 집합

▶ Instruction Set Architecture의 3가지 주요요소

1. 저장 자원(storage resources)

2. 명령어 형식
(instruction formats)

3. 명령어 명세
(instruction specifications)
각 명령에 대해 상세히 기술한 것

storage resources for SC

Instruction memory
 $2^{15} \times 16$

Data memory
 $2^{15} \times 16$


Program counter
(PC)

Register file
 8×16

5


명령어 형식 1,2,3 p.439

연산코드(OP code) 7bits → 128개 명령어 가능




Operand Reg(D,A,B) : 8개의 Regs.

예) $R0 \leftarrow R1 + R2$



(b) Immediate

예) $R0 \leftarrow R1 + 3$



예) if ($R0=0$), $PC \leftarrow PC + 20$

offset

(c) Jump and Branch

offset
구성

left right

3

6

명령어 형식(a) 명령어 명세 p.443 실행 후
 ▶ operation code에 의해 형식(a)(b)(c) 이 결정된다. 유효한 상태비트

(a) 형식 Instruction	Opcode	Mne- monic	Format	SB 불필요 Description	Status Bits
Move A	0000000	MOVA	RD, RA	R[DR] \leftarrow R[SA]*	N, Z
Increment	0000001	INC	RD, RA	R[DR] \leftarrow R[SA] + 1*	N, Z
Add	0000010	ADD	RD, RA, RB	R[DR] \leftarrow R[SA] + R[SB]*	N, Z
Subtract	0000101	SUB	RD, RA, RB	R[DR] \leftarrow R[SA] - R[SB]*	N, Z
Decrement	0000110	DEC	RD, RA	R[DR] \leftarrow R[SA] - 1*	N, Z
AND	0001000	AND	RD, RA, RB	R[DR] \leftarrow R[SA] \wedge R[SB]*	N, Z
OR	0001001	OR	RD, RA, RB	R[DR] \leftarrow R[SA] \vee R[SB]*	N, Z
Exclusive OR	0001010	XOR	RD, RA, RB	R[DR] \leftarrow R[SA] \oplus R[SB]*	N, Z
NOT	0001011	NOT	RD, RA	R[DR] \leftarrow $\overline{R[SA]}$ *	N, Z
Move B	0001100	MOVB	RD, RB	R[DR] \leftarrow R[SB]*	
Shift Right	0001101	SHR	RD, RB	R[DR] \leftarrow sr R[SB]*	
Shift Left	0001110	SHL	RD, RB	R[DR] \leftarrow sl R[SB]*	

7

SA 불필요

*: PC \leftarrow PC + 1

7

명령어 형식(a) 명령어 명세 p.443 실행 후
 ▶ operation code에 의해 형식(a)(b)(c) 이 결정된다.

(a) 형식 Instruction	Opcode	Mne- monic	Format	Description	Status Bits
Move A	0000000	MOVA	RD, RA	R[DR] \leftarrow R[SA]*	N, Z
Increment	0000001	INC	RD, RA	R[DR] \leftarrow R[SA] + 1*	N, Z
Add	0000010	ADD	RD, RA, RB	R[DR] \leftarrow R[SA] + R[SB]*	N, Z
Subtract	0000101	SUB	RD, RA, RB	R[DR] \leftarrow R[SA] - R[SB]*	N, Z
Decrement	0000110	DEC	RD, RA	R[DR] \leftarrow R[SA] - 1*	N, Z
AND	0001000	AND	RD, RA, RB	R[DR] \leftarrow R[SA] \wedge R[SB]*	N, Z
OR	0001001	OR	RD, RA, RB	R[DR] \leftarrow R[SA] \vee R[SB]*	N, Z
Exclusive OR	0001010	XOR	RD, RA, RB	R[DR] \leftarrow R[SA] \oplus R[SB]*	N, Z
NOT	0001011	N	0000101 001 010 011	R1 \leftarrow R2 - R3	N, Z
Move B	0001100	M	0000001 100 001 000	SUB R1, R2, R3	
Shift Right	0001101	S	INC R4, R1	R4 \leftarrow R1 + 1	
Shift Left	0001110	SHL	RD, RB	R[DR] \leftarrow sl R[SB]*	

8

4

명령어 형식(a) 명령어 명세 p.443

(a)형식 Instruction	Opcode	Mne- monic	Format	Description	Status Bits
Load	0010000	LD	RD, RA	$R[DR] \leftarrow M[SA]^*$	
Store	0100000	ST	RA, RB	$M[SA] \leftarrow R[SB]^*$	

가정) reg 에 메모리 주소를 저장

0010000 110 010 000 LD R6, R2	XXX R6 $\leftarrow M[R2]$
--	---

9

9

명령어 형식(b) 명령어 명세 p.443

(b)형식 Instruction	Opcode	Mne- monic	Format	Description	zero fill	Status Bits
Load Immediate	1001100	LDI	RD, OP	$R[DR] \leftarrow zf OP^*$		
Add Immediate	1000010	ADI	RD, RA, OP	$R[DR] \leftarrow R[SA] + zf OP^*$		N, Z

상수 zero fill

1001100 001 000 011 LDI R1, 3	XXX R1 $\leftarrow 3$
1000010 100 001 110 ADI R4, R1, 6	R4 $\leftarrow R1 + 6$

즉시데이터에 zero fill을 적용한 후 Reg에 저장.

10

10

5

명령어 형식(c) 명령어 명세 p.443

(c) 형식 Instruction	Opcode	Mne- monic	Format	<i>offset</i> Description	Status Bits
Branch on Zero	1100000	BRZ	RA,AD	if ($R[SA] = 0$) $PC \leftarrow PC + se AD, N, Z$ if ($R[SA] \neq 0$) $PC \leftarrow PC + 1$	
Branch on Negative	1100001	BRN	RA,AD	if ($R[SA] < 0$) $PC \leftarrow PC + se AD, N, Z$ if ($R[SA] \geq 0$) $PC \leftarrow PC + 1$	
Jump	1110000	JMP	RA	$PC \leftarrow R[SA]$	
				sign extend 0000 0000 0001 1100	
	1100000	011 001 100		if($R1=0$) $PC \leftarrow PC + 28(011 100)$ otherwise $PC \leftarrow PC+1$	
	BRZ	$R1, 28$			
	1100001	111 010 101		sign extend 1111 1111 1111 1101 if($R2<0$) $PC \leftarrow PC - 3(111101)$ otherwise $PC \leftarrow PC+1$	
	BRN	$R2, -3$			
	1110000	000 011 000		$PC \leftarrow R3$ 가정) $R3$ 에 주소가 있다.	
	JMP	$R3 XXX XXX$			

11



11

메모리 내에 저장된 명령어들 p.443


Decimal Address	Memory Contents	Decimal Opcode	Other Fields	Operation
PC 값 1씩 증가 ↓				
25	0000101 001 010 011	5 (Subtract)	DR:1, SA:2, SB:3	$R1 \leftarrow R2 - R3$
35	0100000 000 100 101	32 (Store)	SA:4, SB:5	$M[R4] \leftarrow R5$
45	1000010 010 111 011 상수 3	66 (Add Immediate)	DR:2, SA:7, OP:3	$R2 \leftarrow R7 + 3$
55	1100000 101 110 100 이후 PC: 35로 바뀔 수 있다. (branch)	96 (Branch on Zero)	AD:44, SA:6 $101100(-20)$	BRZ 명령: $R6$ 를 ALU에 통과시켜 0인지 판단 If $R6 = 0$, $PC \leftarrow PC - 20$ Z 상태값으로 판단
70	0000000001100000 실행 전 저장값	Data = 192. After execution of instruction in 35, Data = 80.		실행 후? 0000 0000 0101 0000 메모리 70번지 ← 80저장.

6

12



8-8 단일 사이클 하드웨어드 제어 방식
(Single-Cycle Hardwired Control)
= 단일 사이클 컴퓨터




15

제안하는 단일 사이클 컴퓨터의 특징


- ▶ 명령어 메모리, 데이터 메모리를 구분하여 단순화했다.
- ▶ 명령어 메모리의 주소는 PC가 가리킨다.
▶ pc에 의해 다음 실행할 명령어를 읽어, 명령어 decoder로 전달한다.
- ▶ 데이터 메모리의 주소는 Reg가 가리킨다.
▶ 예) LD R0 $\leftarrow M[R3]$
▶ ST M[R2] $\leftarrow R0$




16




17



18




19




20

10




21




22

11




23




24

12




25



26

13



27

명령어 함수유형 1, 2, 3, 4			명령어 유형을 3개의 비트(15-13)로 결정 (단순 컴퓨터의 설계)		
Instruction Bits			Control Word Bits		
Instruction Function Type	15 14 13 9		Move A	000000 MOVA	RD, RA
Function-unit operations using registers	0 0 0 X		Increment	000001 INC	RD, RA
Memory read	0 0 1 X		Add	000010 ADD	RD, RA, RB
Memory write	0 1 0 X		Subtract	000101 SUB	RD, RA, RB
Function-unit operations using register and constant	1 0 0 X		Decrement	000110 DEC	RD, RA
Con Load	0010000 LD	RD, RA	AND	000100 AND	RD, RA, RB
Con Store	0100000 ST	RA, RB	OR	000101 OR	RD, RA, RB
Unconditional jump	1 1 1 X	X X	Exclusive OR	0001010 XOR	RD, RA, RB
			NOT	0001011 NOT	RD, RA
			Move B	0001100 MOVB	RD, RB
			Shift Right	0001101 SHR	RD, RB
			Shift Left	0001110 SHL	RD, RB


28

14


명령어 함수 유형3,4
3.reg와 상수간 연산
4.조건분기, 점프

Instruction Function Type	Instruction Bits			Control Word Bits							
	15	14	13	9	MB	MD	RW	MW	PL	JB	BC
Function-unit operations using registers	0	Load Immediate	1001100 LDI	RD,OP							
Memory read	0	Add Immediate	1000010 ADI	RD,RA,OP							
Memory write	0			X	0	1	1	0	0	X	X
Function-unit operations using register and constant	1	0	0	X							
Conditional branch on zero (Z)	1	1	0	0	Branch on Zero	1100000 BRZ					
Conditional branch on negative (N)	1	1	0	1	Branch on Negative	1100001 BRN					
Unconditional jump	1	1	1	X	Jump	1110000 JMP					


29



30




31



32


16



33

명령어 함수 유형 1 P.448 (레지스터 간 연산)		Instruction Bits	Control Word Bits
Instruction Function Type		15 14 13 9	MB MD RW MW PL JB BC
Function-unit operations using registers		0 0 0 X	0 0 1 0 0 X X
Memory read	0 0		Increment 0000001 INC RD, RA
Memory write	0 1		Add 0000010 ADD RD, RA, RB
Branch control 논리에서 PL이 0이면 JB, BC은 상관없다.		0	Subtract 0000101 SUB RD, RA, RB
Conditional branch on zero (Z)	1 1		Decrement 0000110 DEC RD, RA
Conditional branch on negative (N)	1 1		AND 0001000 AND RD, RA, RB
Unconditional jump	1 1		OR 0001001 OR RD, RA, RB
			Exclusive OR 0001010 XOR RD, RA, RB
			NOT 0001011 NOT RD, RA
			Move B 0001100 MOVB RD, RB
			Shift Right 0001101 SHR RD, RB
			Shift Left 0001110 SHL RD, RB


34



35

Instruction Function Type	Instruction Bits				Control Word Bits						
	15	14	13	9	MB	MD	RW	MW	PL	JB	BC
Function-unit operations using registers	0	0	0	X	0	0	1	0	0	X	X
Memory read	0	0	1	X	0	1	1	0	0	X	X
Memory write	0	1	0	X	0	X	0	1	0	X	X
Function-unit operations using register and constant	1	0	0	X	1	0	1	0	0	X	X
Con Load	0010000	LD	RD, RA	R[DR] \leftarrow M[SA] [*]	1	0	0				
Con Store	0100000	ST	RA, RB	M[SA] \leftarrow R[SB] [*]	1	0	1				
Unconditional jump	1	1	1	X	X	X	0	0	1	1	X

36




37

명령어 함수 유형 (reg와 상수간 연산)

Instruction Function Type	Instruction Bits					Control Word Bits						
	15	14	13	9		MB	MD	RW	MW	PL	JB	BC
Function-unit operations using registers	0					Load Immediate	1001100	LDI			RD, OP	
						Add Immediate	1000010	ADI			RD, RA, OP	
Memory read	0	0	1	X	0	1	1	0	0	0	X	X
Memory write	0	1	0	X	0	X	0	1	0	0	X	X
Function-unit operations using register and constant	1	0	0	X	1	0	1	0	0	0	X	X
Conditional branch on zero (Z)	1	1	0	0	X	X	0	0	1	0	0	0
Conditional branch on negative (N)	1	1	0	1	X	X	0	0	1	0	1	1
Unconditional jump	1	1	1	X	X	X	0	0	1	1	X	

38

19




39


명령어 함수 유형 (조건분기, 점프)		Instruction Bits	Control Word Bits
Instruction Function Type		15 14 13 9	MB MD RW MW PL JB BC
Function-unit operations using registers	PL 0: PC + 1 1: BR or JMP	0	Branch on Zero 1100000 BRZ RA,AD
Memory read		0	Branch on Negative 1100001 BRN RA,AD
Memory write		0	Jump 1110000 JMP RA
Function-unit operations using register and constant	PL·JB: 무조건 jump		
Conditional branch on zero (Z)	1 1 0 0	X X 0 0	1 0 0
Conditional branch on negative (N)	1 1 0 1	X X 0 0	1 0 1
Unconditional jump	1 1 1 X	X X 0 0	1 1 X

40

20




41



42

21




43

If PL=0, FS=12,11,10,9


Opcode	monic	Format	Description	ALU의 제어신호	
				Function	Code
0000000	MOVA	RD, RA	$R[DR] \leftarrow R[SA]^*$	$F \leftarrow A$	0000
0000001	INC	RD, RA	$R[DR] \leftarrow R[SA] + 1^*$	$F \leftarrow A + 1$	0001
0000010	ADD	RD, RA, RB	$R[DR] \leftarrow R[SA] + R[SB]^*$	$F \leftarrow A + B$	0010
0000101	SUB	RD, RA, RB	$R[DR] \leftarrow R[SA] - R[SB]^*$	$F \leftarrow A + B + 1$	0011
0000110	DEC	RD, RA	$R[DR] \leftarrow R[SA] - 1^*$	$F \leftarrow A + \overline{B}$	0100
0001000	AND	RD, RA, RB	$R[DR] \leftarrow R[SA] \wedge R[SB]^*$	$F \leftarrow A + \overline{B} + 1$	0101
0001001	OR	RD, RA, RB	$R[DR] \leftarrow R[SA] \vee R[SB]^*$	$F \leftarrow A - 1$	0110
0001010	XOR	RD, RA, RB	$R[DR] \leftarrow R[SA] \oplus R[SB]^*$	$F \leftarrow A$	0111
0001011	NOT	RD, RA	$R[DR] \leftarrow \overline{R[SA]}^*$	$F \leftarrow A \wedge B$	1000
0001100	MOVB	RD, RB	$R[DR] \leftarrow R[SB]^*$	$F \leftarrow A \vee B$	1001
0001101	SHR	RD, RB	$R[DR] \leftarrow sr R[SB]^*$	$F \leftarrow A \oplus B$	1010
0001110	SHL	RD, RB	$R[DR] \leftarrow sl R[SB]^*$	$F \leftarrow \overline{A}$	1011

44

22




45



46

23



47



48

24

48

프로그램 → 명령어 → 제어신호

ADI R1, R1, 3

15	14	13	12	11	10	9	DR 8-6	SA 5-3	SB 2-0
001	001	011	1	0010	0	1	0	0	0
DA	AA	BA	MB	FS	MD	RW	MW	PL	JB

LD R1, R3

15	14	13	12	11	10	9	DR 8-6	SA 5-3	SB 2-0
001	011	XXX	0	0000	1	1	0	0	1
DA	AA	BA	MB	FS	MD	RW	MW	PL	JB

의미없음

49

프로그램 → 명령어 → 제어신호 p.461

확인해보자.

ST R3, R2


15	14	13	12	11	10	9	DR 8-6	SA 5-3	SB 2-0
DA	AA	BA	MB	FS	MD	RW	MW	PL	JB
DA	AA	BA	MB	FS	MD	RW	MW	PL	JB

BRZ R3, -10

15	14	13	12	11	10	9	DR 8-6	SA 5-3	SB 2-0
DA	AA	BA	MB	FS	MD	RW	MW	PL	JB
DA	AA	BA	MB	FS	MD	RW	MW	PL	JB

50

25



51

정리

- ▶ single cycle computer
 - ▶ 명령어 형식
 - ▶ 명령어 유형 1,2,3,4
 - ▶ 제어장치의 이해