Features

- Incorporates the ARM7TDMI[™] ARM[®] Thumb[®] Processor Core
 - High-performance 32-bit RISC Architecture
 - High-density 16-bit Instruction Set
 - Leader in MIPS/Watt
 - Embedded ICE (In Circuit Emulation)
- 4K Bytes Internal RAM
- Fully Programmable External Bus Interface (EBI)
 - Maximum External Address Space of 64M Bytes
 - Up to 8 Chip Selects
 - Software Programmable 8/16-bit External Databus
- 8-level Priority, Individually Maskable, Vectored Interrupt Controller
 - 4 External interrupts, including a High-priority Low-latency Interrupt Request
- 32 Programmable I/O Lines
- 3-channel 16-bit Timer/Counter
 - 3 External Clock Inputs
 - 2 Multi-purpose I/O Pins per Channel
- 2 USARTs
 - 2 Dedicated Peripheral Data Controller (PDC) Channels per USART
- Programmable Watchdog Timer
- Low-power Idle Mode
- Fully Static Operation: 0 Hz to 33 MHz
- 2.7V to 3.6V Operating Range
- Available in a 100-lead TQFP Package

Description

The AT91M40400 is a member of the Atmel AT91 16/32-bit Microcontroller family which is based on the ARM7TDMI processor core. This processor has a high-performance 32-bit RISC architecture with a high-density 16-bit instruction set and very low power consumption. In addition, a large number of internally banked registers result in very fast exception handling, making the device ideal for real-time control applications.

The AT91M40400 features a direct connection to off-chip memory, including Flash, through the fully programmable External Bus Interface (EBI). An eight-level priority vectored interrupt controller, in conjuction with the Peripheral Data Controller significantly improve the real-time performance of the device.

The device is manufactured using Atmel's high density CMOS technology. By combining the ARM7TDMI microcontroller core with on-chip RAM and a wide range of peripheral functions on a monolithic chip, the Atmel AT91M40400 is a powerful microcontroller that offers a flexible, cost-effective solution to many compute-intensive embedded control applications.



AT91 ARM[®] Thumb[®] Microcontrollers

AT91M40400



Rev. 0768C-10/99



Pin Configuration

Figure 1. AT91M40400 Pinout (Top View)




Table 1. AT91M40400 Pin Description


Module	Name	Function	Туре	Active Level	Comments
	A0-A23	Address Bus	Output		All valid after reset
	D0-D15	Data Bus	I/O		
-	NCS0-NCS3	Chip Select	Output	Low	
	CS4-CS7	Chip Select	Output	High	A23-A20 after reset
	NWR0	Lower Byte 0 Write Signal	Output	Low	Used in Byte Write option
	NWR1	Upper Byte 1 Write Signal	Output	Low	Used in Byte Write option
EBI	NRD	Read Signal	Output	Low	Used in Byte Write option
	NWE	Write Enable	Output	Low	Used in Byte Select option
	NOE	Output Enable	Output	Low	Used in Byte Select option
	NUB	Upper Byte Select	Output	Low	Used in Byte Select option
	NLB	Lower Byte Select	Output	Low	Used in Byte Select option
	NWAIT	Wait Input	Input	Low	
	BMS	Boot Mode Select	Input		Sampled during reset
AIC	FIQ	Fast Interrupt Request	Input		PIO-controlled after reset
AIC	IRQ0-IRQ2	External Interrupt Request	Input		PIO-controlled after reset
	TCLK0-TCLK2	Timer External Clock	Input		PIO-controlled after reset
Timer	TIOA0-TIOA2	Multipurpose Timer I/O pin A	I/O		PIO-controlled after reset
	TIOB0-TIOB2	Multipurpose Timer I/O pin B	I/O		PIO-controlled after reset
	SCK0-SCK1	External Serial Clock	I/O		PIO-controlled after reset
USART	TXD0-TXD1	Transmit Data Output	Output		PIO-controlled after reset
	RXD0-RXD1	Receive Data Input	Input		PIO-controlled after reset
PIO	P0-P31	Parallel IO line	I/O		See Table 8
WD	NWDOVF	Watchdog overflow	Output	Low	Open-drain
Clock	MCKI	Master Clock Input	Input		Schmidt trigger
Clock	MCKO	Master Clock Output	Output		
Reset	NRST	Hardware Reset Input	Input	Low	Schmidt trigger, internal pull-up
Reset	NTRI	Tristate Mode Select	Input	Low	Sampled during reset
	TMS	Test Mode Select	Input		Schmidt trigger, internal pull-up
ICE	TDI	Test Data Input	Input		Schmidt trigger, internal pull-up
ICE	TDO	Test Data Output	Output		
	TCK	Test Clock	Input		Schmidt trigger, internal pull-up
Dower	VDD	Power	Power		
Power	GND	Ground	Ground		





Block Diagram

Figure 2. AT91M40400



Architectural Overview

The AT91M40400 architecture consists of two main buses, the Advanced System Bus (ASB) and the Advanced Peripheral Bus (APB). The ASB is designed for maximum performance. It interfaces the processor with the on-chip 32-bit memories and the external memories and devices by means of the External Bus Interface (EBI). The APB is designed for accesses to on-chip peripherals and is optimized for low power consumption. The AMBA Bridge provides an interface between the ASB and the APB.

An on-chip Peripheral Data Controller (PDC) transfers data between the on-chip USARTs and the on and off-chip memories without processor intervention. Most importantly, the PDC removes the processor interrupt handling overhead and significantly reduces the number of clock cycles required for a data transfer. It can transfer up to 64k contiguous bytes without reprogramming the starting address. As a result, the performance of the microcontroller is increased and the power consumption reduced.

The AT91M40400 peripherals are designed to be programmed with a minimum number of instructions. Each peripheral has a 16K byte address space allocated in the upper 3M bytes of the 4G byte address space. Except for the interrupt controller, the peripheral base address is the lowest address of its memory space. The peripheral register set is composed of control, mode, data, status and interrupt registers.

To maximize the efficiency of bit manipulation, frequently written registers are mapped into three memory locations. The first address is used to set the individual register bits, the second resets the bits and the third address reads the value stored in the register. A bit can be set or reset by writing a one to the corresponding position at the appropriate address. Writing a zero has no effect. Individual bits can thus be modified without having to use costly read-modify-

write and complex bit manipulation instructions and without having to store-disable-restore the interrupt state.

All of the external signals of the on-chip peripherals are under the control of the Parallel I/O controller. The PIO controller can be programmed to insert an input filter on each pin or generate an interrupt on a signal change. After reset, the user must carefully program the PIO Controller in order to define which peripheral signals are connected with off-chip logic.

The ARM7TDMI processor operates in little-endian mode in the AT91M40400 microcontroller. The processor's internal architecture and the ARM and Thumb instruction sets are described in the ARM7TDMI Datasheet. The memory map and the on-chip peripherals are described in the subsequent sections of this datasheet. Electrical characteristics are documented in a separate datasheet entitled "AT91M40400 Electrical and Mechanical Characteristics".

The ARM Standard In-Circuit-Emulation debug interface is supported via the ICE port of the AT91M40400 microcontroller. (This is not a standard IEEE 1149.1 JTAG Boundary Scan interface)

PDC: Peripheral Data Controller

The AT91M40400 has a 4-channel PDC dedicated to the two on-chip USARTs. One PDC channel is connected to the receiving channel and one to the transmitting channel of each USART.


The user interface of a PDC channel is integrated in the memory space of each USART channel. It contains a 32-bit address pointer register and a 16-bit byte count register. When the programmed number of bytes are transferred, an end of transfer interrupt is generated by the corresponding USART. See the section describing the USART beginning on page 64 for more details on PDC operation and programming.






Memory Map

Figure 3. AT91M40400



Peripheral Memory Map

Figure 4. AT91M40400







Initialization

Reset

Reset initializes the user interface registers to their default states as defined in the peripheral sections of this datasheet and forces the ARM7TDMI to perform the next instruction fetch from address zero. Except for the program counter the ARM core registers do not have defined reset states. When reset is active, the inputs of the AT91M40400 must be held at valid logic levels. The EBI address lines drive low during reset.

NRST Pin

NRST is the active low reset input. It is asserted asynchronously, but exit from reset is synchronized internally to MCKI. MCKI must be active within specification for a minimum of 10 clock cycles up to the rising edge of NRST, to ensure correct operation.

The pins BMS and NTRI are sampled during the 10 clock cycles just prior to the rising edge of NRST.

Watchdog Reset

The internally generated watchdog reset has the same effect as the NRST pin, except that the pins BMS and TRI are not sampled. Boot Mode and Tristate Mode are not updated. The NRST pin has priority if both types of reset coincide.

Boot Mode Select

The input level on the BMS pin during the last 10 clock cycles before the rising edge of NRST selects the type of Boot memory. Boot operation is described on page 13. BMS must be driven to a valid logic value during reset.

The Boot Mode depends on BMS and whether the AT91M40400 has on-chip non-volatile memory (NVM). See Table 2 below.

The correct logic level on BMS can be ensured with a resistor (pull-up or pull-down). See "AT91M40400 Electrical and Mechanical Characteristics" for the resistor value specification.

The BMS pin is multiplexed with Parallel I/O P24 which can be programmed after reset like any standard PIO.

Table 2. Boot Mode Select

BMS	Architecture Boot Mode			
4	No NVM	External 8-bit memory on NCS0		
'	NVM on-chip	Internal 32-bit NVM		
0	All	External 16-bit memory on NCS0		

Emulation Functions

Tristate Mode

The AT91M40400 provides a Tristate Mode, which is used for debug purposes in order to connect an emulator probe to an application board. In Tristate Mode the AT91M40400 continues to function, but all the output pin drivers are tristated.

To enter Tristate Mode, the pin NTRI must be held low during the last 10 clock cycles before the rising edge of NRST. For normal operation the pin NTRI must be held high during reset, by a resistor of up to 400k ohm. NTRI must be driven to a valid logic value during reset.

NTRI is multiplexed with Parallel I/O P21 and USART 1 serial data transmit line TXD1.

Standard RS232 drivers generally contain internal 400K Ohm pull-up resistors. If TXD1 is connected to one of these drivers this pull-up will ensure normal operation, without the need for an additional external resistor.

JTAG/ICE Debug Mode

ARM Standard Embedded In Circuit Emulation is supported via the JTAG/ICE port. It is connected to a host computer via an external ICE Interface.

In ICE Debug Mode the ARM core responds with a non-JTAG chip ID which identifies the core to the ICE system. This is not IEEE 1149.1 JTAG compliant.

EBI: External Bus Interface

The EBI generates the signals which control the access to the external memory or peripheral devices. The EBI is fully programmable and can address up to 64M bytes. It has eight chip selects and a 24-bit address bus, the upper four bits of which are multiplexed with a chip select.

The 16-bit data bus can be configured to interface with 8or 16-bit external devices. Separate read and write control signals allow for direct memory and peripheral interfacing.

The EBI supports different access protocols allowing single clock cycle memory accesses.

The main features are:

- · External Memory Mapping
- · Up to 8 chip select lines
- · 8- or 16-bit data bus
- · Byte write or byte select lines
- · Remap of boot memory
- Two different read protocols
- Programmable wait state generation
- · External wait request
- · Programmable data float time

The EBI User Interface is described on page 30.

Figure 5. External Memory Smaller than Page Size


External Memory Mapping

The memory map associates the internal 32-bit address space with the external 24-bit address bus.

The memory map is defined by programming the base address and page size of the external memories (see EBI User Interface registers EBI_CSR0 to EBI_CSR7). Note that A0-A23 is only significant for 8-bit memory; A1-A23 is used for 16-bit memory.

If the physical memory device is smaller than the programmed page size, it wraps around and appears to be repeated within the page. The EBI correctly handles any valid access to the memory device within the page (see Figure 5).

In the event of an access request to an address outside any programmed page, an Abort signal is generated. Two types of Abort are possible: instruction prefetch abort and data abort. The corresponding exception vector addresses are respectively 0x0000000C and 0x00000010. It is up to the system programmer to program the error handling routine to use in case of an Abort (see the ARM7TDMI Datasheet for further information).







Pin Description

Name	Description	Туре
A0 - A23	Address bus (output)	Output
D0 - D15	Data bus (input/output)	I/O
NCS0 - NCS3	Active low chip selects (output)	Output
CS4 - CS7	Active high chip selects (output)	Output
NRD	Read Enable (output)	Output
NWR0 - NWR1	Lower and upper write enable (output)	Output
NOE	Output enable (output)	Output
NWE	Write enable (output)	Output
NUB, NLB	Upper and lower byte select (output)	Output
NWAIT	Wait request (input)	Input

The following table shows how certain EBI signals are multiplexed:

Multiplexed Signals		Functions	
A23 - A20 CS4 - CS7		Allows from 4 to 8 chip select lines to be used.	
A0	NLB	8- or 16-bit data bus	
NRD NOE		Byte-write or byte select access	
NWR0	NWE	Byte-write or byte select access	
NWR1 NUB		Byte-write or byte select access	

Chip Select Lines

The EBI provides up to eight chip select lines:

- Chip select lines NCS0 NCS3 are dedicated to the EBI (not multiplexed).
- Chip select lines CS4 CS7 are multiplexed with the top four address lines A23 - A20.

By exchanging address lines for chip select lines, the user can optimize the EBI to suit his external memory requirements: more external devices or larger address range for each device. The selection is controlled by the ALE field in EBI_MCR (Memory Control Register). The following combinations are possible:

A20, A21, A22, A23 (configuration by default)


A20, A21, A22, CS4

A20, A21, CS5, CS4

A20, CS6, CS5, CS4


CS7, CS6, CS5, CS4

Figure 6. Memory Connections for Four External Devices



Note: 1. For four external devices, the maximum address space per device is 16M bytes.

Figure 7. Memory Connections for Eight External Devices



Note: 1. For eight external devices, the maximum address space per device is 1M byte.





Data Bus Width

A data bus width of 8 or 16 bits can be selected for each chip select. This option is controlled by the DBW field in the EBI_CSR (Chip Select Register) for the corresponding chip select.

Figure 8 shows how to connect a 512K x 8-bit memory on NCS2.

Figure 8. Memory Connection for an 8-Bit Data Bus





Figure 9 shows how to connect a 512K x 16-bit memory on NCS2.

Figure 9. Memory Connection for a 16-Bit Data Bus



Byte Write or Byte Select Access

Each chip select with a 16-bit data bus can operate with one of two different types of write access:

- Byte Write Access supports two byte write and a single read signal.
- Byte Select Access selects upper and/or lower byte with two byte select lines, and separate read and write signals.


This option is controlled by the BAT field in the EBI_CSR (Chip Select Register) for the corresponding chip select.

Byte Write Access is used to connect 2 x 8-bit devices as a 16-bit memory page.

- The signal A0/NLB is not used.
- The signal NWR1/NUB is used as NWR1 and enables upper byte writes.
- The signal NWR0/NWE is used as NWR0 and enables lower byte writes.
- The signal NRD/NOE is used as NRD and enables halfword and byte reads.

Figure 10 shows how to connect two 512K x 8-bit devices in parallel on NCS2.

Figure 10. Memory Connection for 2 x 8-Bit Data Busses



Byte Select Access is used to connect 16-bit devices in a memory page.

- The signal A0/NLB is used as NLB and enables the lower byte for both read and write operations.
- The signal NWR1/NUB is used as NUB and enables the upper byte for both read and write operations.

- The signal NWR0/NWE is used as NWE and enables writing for byte or half word.
- The signal NRD/NOE is used as NOE and enables reading for byte or half word.

Figure 11 shows how to connect a 16-bit device with byte and half word access (e.g. 16-bit SRAM) on NCS2.

Figure 11. Connection for a 16-Bit Data Bus with byte and half word access





Figure 12 shows how to connect a 16-bit device without byte access (e.g. Flash) on NCS2.

Figure 12. Connection for a 16-Bit Data Bus Without Byte Write Capability.



Boot

Conventional program operation requires RAM memory at page zero to support dynamic exception vectors. However it is necessary to boot from non-volatile memory at page zero.

When the AT91M40400 is reset, the memory map is modified to place NVM at page zero. The on-chip RAM is remapped to address 0x00300000 and either on-chip 32-bit NVM or off-chip 8/16-bit NVM is remapped to address 0x000000000. The off-chip NVM is selected on NCS0.

The Boot memory type is selected by the BMS pin when NRST is active (see Boot Mode Select on page 8). Watchdog reset does not change the Boot memory selection but does perform a full reboot from the previously selected memory.

The memory map is returned to its conventional configuration by writing 1 to the RCB bit of the EBI_RCR (Remap Control Register). This cancels the remapping and enables normal operation of the EBI, as programmed (see page 33). It is not possible to remap the memory by writing 0 to the RCB bit in EBI_RCR.

During Boot the number of external devices (number of active chip selects) and their configurations must be programmed as described in the EBI User Interface (see page 30). The chip select addresses which are programmed take effect when memory remapping is cancelled. Only NCS0 is active while the memory is remapped. Wait states take effect immediately when they are programmed to allow Boot program execution to be optimized.





Read Protocols

The EBI provides two alternative protocols for external memory read access: standard and early read. The difference between the two protocols lies in the timing of the NRD (read cycle) waveform.

The protocol is selected by the DRP field in EBI_MCR (Memory Control Register) and is valid for all memory devices. Standard read protocol is the default protocol after reset.

Note: In the following waveforms and descriptions, **NRD** represents NRD and NOE since the two signals have the same waveform. Likewise, **NWE** represents NWE, NWRO and NWR1 unless NWRO and NWR1 are otherwise represented. **ADDR** represents A0-A23 and/or A1-A23.

Standard Read Protocol

Standard read protocol implements a read cycle in which NRD and NWE are similar. Both are active during the second half of the clock cycle. The first half of the clock cycle allows time to ensure completion of the previous access as well as the output of address and NCS before the read cycle begins.

During a standard read protocol external memory access, NCS is set low and ADDR is valid at the beginning of the access while NRD goes low only in the second half of the master clock cycle to avoid bus conflict (see Figure 13). NWE is the same in both protocols. NWE always goes low in the second half of the master clock cycle (see Figure 14).

Early Read Protocol

Early read protocol provides more time for a read access from the memory by asserting NRD at the beginning of the clock cycle. In the case of successive read cycles in the same memory, NRD remains active continuously. Since a read cycle normally limits the speed of operation of the external memory system, early read protocol can allow a faster clock frequency to be used. However, an extra wait state is required in some cases to avoid contentions on the external bus.

Early Read Wait State

In early read protocol, an early read wait state is automatically inserted when an external write cycle is followed by a read cycle to allow time for the write cycle to end before the subsequent read cycle begins (see Figure 15). This wait state is generated in addition to any other programmed wait states (i.e. data float wait).

No wait state is added when a read cycle is followed by a write cycle, between consecutive accesses of the same type or between external and internal memory accesses.

Early read wait states affect the external bus only. They do not affect internal bus timing.

Figure 13. Standard Read Protocol




Figure 14. Early Read Protocol





Figure 15. Early Read Wait State




Write Data Hold Time

During write cycles in both protocols, output data becomes valid after the falling edge of the NWE signal and remains valid after the rising edge of NWE, as illustrated in the figure below. The external NWE waveform (on the NWE pin) is used to control the output data timing to guarantee this operation.

It is therefore necessary to avoid excessive loading of the NWE pins, which could delay the write signal too long and cause a contention with a subsequent read cycle in standard protocol.

Figure 16. Data Hold Time



In early read protocol the data can remain valid longer than in standard read protocol due to the additional wait cycle which follows a write access.

Wait States

The EBI can automatically insert wait states. The different types of wait states are listed below:

- Standard wait states
- · Data float wait states
- · External wait states
- · Chip select change wait states
- Early Read wait states (as described in Read Protocols)

Standard Wait States


Each chip select can be programmed to insert one or more wait states during an access on the corresponding device. This is done by setting the WSE field in the corresponding EBI_CSR. The number of cycles to insert is programmed in the NWS field in the same register.

Below is the correspondence between the number of standard wait states programmed and the number of cycles during which the NWE pulse is held low:

0 wait states 1/2 cycle 1 wait state 1 cycle

For each additional wait state programmed, an additional cycle is added.

Figure 17. One Wait State access



Notes: 1. Early Read Protocol

2. Standard Read Protocol





Data Float Wait State


Some memory devices are slow to release the external bus. For such devices it is necessary to add wait states (data float waits) after a read access before starting a write access or a read access to a different external memory.

The Data Float Output Time (t_{DF}) for each external memory device is programmed in the TDF field of the EBI_CSR register for the corresponding chip select. The value (0-7 clock cycles) indicates the number of data float waits to be inserted and represents the time allowed for the data output to go high impedance after the memory is disabled.

Data float wait states do not delay internal memory accesses. Hence a single access to an external memory with long $t_{\rm DF}$ will not slow down the execution of a program from internal memory.

The EBI keeps track of the programmed external data float time during internal accesses, to ensure that the external memory system is not accessed while it is still busy.

Figure 18. Data Float Output Time



Notes: 1. Early Read Protocol

2. Standard Read Protocol


Internal memory accesses and consecutive accesses to the same external memory do not have added Data Float wait states.

External Wait

The NWAIT input can be used to add wait states at any time. NWAIT is active low and is detected on the rising edge of the clock.

If NWAIT is low at the rising edge of the clock, the EBI adds a wait state and changes neither the output signals nor its internal counters and state. When NWAIT is de-asserted, the EBI finishes the access sequence.

Figure 19. External Wait



Notes: 1. Early Read Protocol


2. Standard Read Protocol

The NWAIT signal must meet setup and hold requirements on the rising edge of the clock.

Chip Select Change Wait States

A chip select wait state is automatically inserted when consecutive accesses are made to two different external memories (if no wait states have already been inserted). If any wait states have already been inserted, (e.g. data float wait) then none are added.

Figure 20. Chip Select Wait



Notes: 1. Early Read Protocol

2. Standard Read Protocol





Memory Access WaveformsFigures 21 through 24 show examples of the two alternative protocols for external memory read access.

Figure 21. Standard Read Protocol with no $t_{\rm DF}$





Figure 22. Early Read Protocol with no t_{DF}









Figure 24. Early Read Protocol with t_{DF}







Figures 25 through 31 show the timing cycles and wait states for read and write access to the various AT91M40400 external memory devices. The configurations described are as follows:

Table 3. Memory Access Waveforms

Figure Number	Figure Number of Wait States		Size of Data Transfer		
25	0	16	Word		
26	26 1		1 16		Word
27	27 1		Half Word		
28	0	8	Word		
29	1	8	Half Word		
30	30 1		Byte		
31	31 0		Byte		

MCKI ADDR ADDR+1 A1-A23 NCS NLB NUB **READ ACCESS** NRD D0-D15 B_2B_1 B₄ B₃ Internal Bus $X \mid X \mid B_2 \mid B_1$ $B_4{}^{1}_{1}B_3\,B_2\,B_1$ • Early Protocol NRD D0-D15 $B_2 B_1$ B₄ B₃ WRITE ACCESS Byte Write/ **Byte Select Option** NWE

Figure 25. 0 Wait States, 16-Bit Bus Width, Word Transfer

D0-D15



 $B_2 B_1$

B₄ B₃



Figure 26. 1 Wait, 16-Bit Bus Width, Word Transfer




Figure 27. 1 Wait State, 16-Bit Bus Width, Half Word Transfer









Figure 28. 0 Wait States, 8-Bit Bus Width, Word Transfer







Figure 29. 1 Wait State, 8-Bit Bus Width, Half Word Transfer





Figure 30. 1 Wait State, 8-Bit Bus Width, Byte Transfer



MCKI ADDR X X X 0 A1-A23 ADDR X X X 0 Internal Address ADDR X X X 0 ADDR X X X 1 NCS NLB NUB **READ ACCESS** -------- Standard Protocol NRD D0-D15 X B₁ B₂X i Internal Bus • Early Protocol NRD D0-D15 WRITE ACCESS ==== Byte Write Option NWR0 NWR1 B_2B_2 D0-D15 Byte Select Option NWE

Figure 31. 0 Wait States, 16-Bit Bus Width, Byte Transfer





EBI User Interface

The EBI is programmed using the registers listed in the table below. The Remap Control Register (EBI_RCR) controls exit from Boot Mode (See "Boot" on page 13.) The Memory Control Register (EBI_MCR) is used to program the number of active chip selects and data read protocol.

Eight Chip Select Registers (EBI_CSR0 to EBI_CSR7) are used to program the parameters for the individual external memories. Each EBI_CSR must be programmed with a different base address, even for unused chip selects.

Base Address: 0xFFE00000
Table 4. EBI Memory Map

Offset	Register	Name	Access	Reset State
0x00	Chip Select Register 0	EBI_CSR0	Read/Write	0x0000203E ⁽¹⁾ 0x0000203D ⁽²⁾
0x04	Chip Select Register 1	EBI_CSR1	Read/Write	0x10000000
0x08	Chip Select Register 2	EBI_CSR2	Read/Write	0x20000000
0x0C	Chip Select Register 3	EBI_CSR3	Read/Write	0x30000000
0x10	Chip Select Register 4	EBI_CSR4	Read/Write	0x40000000
0x14	Chip Select Register 5	EBI_CSR5	Read/Write	0x50000000
0x18	Chip Select Register 6	EBI_CSR6	Read/Write	0x60000000
0x1C	Chip Select Register 7	EBI_CSR7	Read/Write	0x70000000
0x20	Remap Control Register	EBI_RCR	Write only	_
0x24	Memory Control Register	EBI_MCR	Read/Write	0

Notes: 1. 8-Bit boot (if BMS is detected high)

2. 16-Bit boot (if BMS is detected low)

EBI Chip Select Register

Register Name: EBI_CSR0 - EBI_CSR7

Access Type: Read/Write Reset Value: See Table 4

Absolute Address: 0xFFE00000 - 0xFFE0001C

31	30	29	28	27	26	25	24		
	BA								
23	22	21	20	19	18	17	16		
	В	SA.							
15	14	13	12	11	10	9	8		
		CSEN	BAT		TDF		PAGES		
7	6	5	4	3	2	1	0		
PAGES		WSE	NWS			DBW			

• DBW: Data Bus Width

DBW		Data Bus Width	
0	0	Reserved	
0	1	16-bit data bus width	
1	0	8-bit data bus width	
1	1	Reserved	

NWS: Number of Wait States

This field is valid only if WSE is set.

	NWS		Number of Standard Wait States
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8

• WSE: Wait State Enable

0 = Wait state generation is disabled. No wait states are inserted.

1 = Wait state generation is enabled.





PAGES: Page Size

PAC	PAGES Page Size		Active bits in base address		
0	0	1M byte	12 bits (31-20)		
0	1	4M bytes	10 bits (31-22)		
1	0	16M bytes	8 bits (31-24)		
1	1	64M bytes	6 bits (31-26)		

• TDF: Data Float Output Time

TDF			Number of Cycles added after the transfer
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

BAT: Byte Access Type

0 = Byte write access type.

1 = Byte select access type.

• CSEN: Chip Select Enable

0 = Chip select is disabled.

1 = Chip select is enabled.

BA: Base Address

These bits contain the highest bits of the base address. If the page size is larger than 1Mbyte, the unused bits of the base address are ignored by the EBI decoder.

EBI Remap Control Register

Register Name: EBI RCR Access Type: Write only Absolute Address: 0xFFE00020

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
							RCB

RCB: Remap Command Bit

0 = No effect.

EBI Memory Control Register

Register Name: EBI MCR Access Type: Read/Write **Reset Value:** See Table 4 Absolute Address: 0xFFE00024

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
			DRP			ALE	

ALE: Address Line Enable

This field determines the number of valid address lines and the number of valid chip select lines.

ALE			Valid Address Bits	Maximum Addressable Space	Valid Chip Select	
0	Х	Х	A20, A21, A22, A23	16M bytes	none	
1	0	0	A20, A21, A22	8M bytes	CS4	
1	0	1	A20, A21	4M bytes	CS4, CS5	
1	1	0	A20	2M bytes	CS4, CS5, CS6	
1	1	1	none	1M bytes	CS4, CS5, CS6, CS7	

DRP: Data Read Protocol

0 = Standard read protocol for all external memory devices enabled.1 = Early read protocol for all external memory devices enabled.



^{1 =} Cancels the remapping (performed at reset) of the page zero memory devices.



AIC: Advanced Interrupt Controller

The AT91M40400 has an 8-level priority, individually maskable, vectored interrupt controller. This feature substantially reduces the software and real time overhead in handling internal and external interrupts.

The interrupt controller is connected to the NFIQ (fast interrupt request) and the NIRQ (standard interrupt request) inputs of the ARM7TDMI processor. The processor's NFIQ line can only be asserted by the external fast interrupt request input: FIQ. The NIRQ line can be asserted by the


interrupts generated by the on-chip peripherals and the external interrupt request lines: IRQ0 to IRQ2.

The 8-level priority encoder allows the customer to define the priority between the different NIRQ interrupt sources.

Internal sources are programmed to be level sensitive or edge triggered. External sources can be programmed to be positive or negative edge triggered or high or low level sensitive.

The interrupt sources are listed in Table 5 and the AIC programmable registers in Table 6.

Figure 32. Interrupt Controller Block Diagram



Note: After a hardware reset, the AIC pins are controlled by the PIO Controller. They must be configured to be controlled by the peripheral before being used.

Table 5. AIC Interrupt Sources

Interrupt Source	Interrupt Name	Interrupt Description
0	FIQ	Fast Interrupt
1	SWIRQ	Software Interrupt
2	US0IRQ	USART Channel 0 interrupt
3	US1IRQ	USART Channel 1 interrupt
4	TC0IRQ	Timer Channel 0 interrupt
5	TC1IRQ	Timer Channel 1 interrupt
6	TC2IRQ	Timer Channel 2 interrupt
7	WDIRQ	Watchdog interrupt
8	PIOIRQ	Parallel I/O Controller interrupt
9		Reserved
10		Reserved
11		Reserved
12		Reserved
13		Reserved
14		Reserved
15		Reserved
16	IRQ0	External interrupt 0
17	IRQ1	External interrupt 1
18	IRQ2	External interrupt 2
19		Reserved
20		Reserved
21		Reserved
22		Reserved
23		Reserved
24		Reserved
25		Reserved
26		Reserved
27		Reserved
28		Reserved
29		Reserved
30		Reserved
31		Reserved

Note: 1. Reserved interrupt sources are not available. Corresponding registers must not be used and read 0.





Hardware Interrupt Vectoring

The hardware interrupt vectoring reduces the number of instructions to reach the interrupt handler to only one. By storing the following instruction at address 0x00000018, the processor loads the program counter with the interrupt handler address stored in the AIC_IVR register. Execution is then vectored to the interrupt handler corresponding to the current interrupt.

Idr PC,[PC,# -&F20]

The current interrupt is the interrupt with the highest priority when the Interrupt Vector Register (AIC_IVR) is read. The value read in the AIC_IVR corresponds to the address stored in the Source Vector Register (AIC_SVR) of the current interrupt. Each interrupt source has its corresponding AIC_SVR. In order to take advantage of the hardware interrupt vectoring it is necessary to store the address of each interrupt handler in the corresponding AIC_SVR, at system initialization.

Priority Controller

The NIRQ line is controlled by an 8-level priority encoder. Each source has a programmable priority level of 7 to 0. Level 7 is the highest priority and level 0 the lowest.

When the AIC receives more than one unmasked interrupt at a time, the interrupt with the highest priority is serviced first. If both interrupts have equal priority, the interrupt with the lowest interrupt source number (see table 5) is serviced first.

The current priority level is defined as the priority level of the current interrupt at the time the register AIC_IVR is read (the interrupt which will be serviced).

In the case when a higher priority unmasked interrupt occurs while an interrupt already exists, there are two possible outcomes depending on whether the AIC_IVR has been read.

- If the NIRQ line has been asserted but the AIC_IVR has not been read, then the processor will read the new higher priority interrupt handler address in the AIC_IVR register and the current interrupt level is updated.
- If the processor has already read the AIC_IVR then the NIRQ line is reasserted. When the processor has authorized nested interrupts to occur and reads the AIC_IVR again, it reads the new, higher priority interrupt handler address. At the same time the current priority value is pushed onto a first-in last-out stack and the current priority is updated to the higher priority.

When the end of interrupt command register (AIC_EOICR) is written the current interrupt level is updated with the last stored interrupt level from the stack (if any). Hence at the end of a higher priority interrupt, the AIC returns to the previous state corresponding to the preceding lower priority interrupt which had been interrupted.

Interrupt Handling

The interrupt handler must read the AIC_IVR as soon as possible. This de-asserts the NIRQ request to the processor and clears the interrupt in case it is programmed to be edge triggered. This permits the AIC to assert the NIRQ line again when a higher priority unmasked interrupt occurs.

At the end of the interrupt service routine, the end of interrupt command register (AIC_EOICR) must be written. This allows pending interrupts to be serviced.

Interrupt Masking

Each interrupt source, including FIQ, can be enabled or disabled using the command registers AIC_IECR and AIC_IDCR. The interrupt mask can be read in the read only register AIC_IMR. A disabled interrupt does not affect the servicing of other interrupts.

Interrupt Clearing and Setting

All interrupt sources which are programmed to be edge triggered (including FIQ) can be individually set or cleared by respectively writing to the registers AIC_ISCR and AIC_ICCR. This function of the interrupt controller is available for auto-test or software debug purposes.

Fast Interrupt Request

The external FIQ line is the only source which can raise a fast interrupt request to the processor. Therefore it has no priority controller.

The external FIQ line can be programmed to be positive or negative edge triggered or high or low level sensitive in the AIC_SMR0 register.

The fast interrupt handler address can be stored in the AIC_SVR0 register. The value written into this register is available by reading the AIC_FVR register when an FIQ interrupt is raised. By storing the following instruction at address 0x0000001C, the processor will load the program counter with the interrupt handler address stored in the AIC_FVR register.

Idr PC,[PC,# -&F20]

Alternatively the interrupt handler can be stored starting from address 0x0000001C as described in the ARM7TDMI datasheet.

Software Interrupt

Interrupt source 1 of the advanced interrupt controller is a software interrupt. It must be programmed to be edge triggered in order to set or clear it by writing to the AIC_ISCR and AIC_ICCR.

This is totally independent of the SWI instruction of the ARM7TDMI processor.

Spurious Interrupt

When the AIC asserts the NIRQ line, the ARM7TDMI enters IRQ mode and the interrupt handler reads the IVR. It may happen that the AIC de-asserts the NIRQ line after the core has taken into account the NIRQ assertion and before the read of the IVR.

This behavior is called a Spurious Interrupt.

The AIC is able to detect these Spurious Interrupts and returns the Spurious Vector when the IVR is read. The Spurious Vector can be programmed by the user when the vector table is initialized.

A spurious interrupt may occur in the following cases:

- · With any sources programmed to be level sensitive, if the interrupt signal of the AIC input is de-asserted at the same time as it is taken into account by the ARM7TDMI.
- If an interrupt is asserted at the same time as the software is disabling the corresponding source through AIC_IDCR (this can happen due to the pipelining of the ARM core).

The same mechanism of spurious interrupt occurs if the ARM7TDMI reads the IVR (application software or ICE) when there is no interrupt pending. This mechanism is also valid for the FIQ interrupts.

Once the AIC enters the spurious interrupt management, it asserts neither the NIRQ nor the NFIQ lines to the ARM7TDMI as long as the spurious interrupt is not acknowledged. Therefore, it is mandatory for the Spurious Interrupt Service Routine to acknowledge the "spurious" behavior by writing to the AIC EOICR (End of Interrupt) before returning to the interrupted software. It also can perform other operation(s), e.g. trace possible undesirable behavior.

Protect Mode

The Protect Mode permits reading of the Interrupt Vector Register without performing the associated automatic operations. This is necessary when working with a debug system.

When a Debug Monitor or an ICE reads the AIC User Interface, the IVR could be read. This would have the following consequences in normal mode:

- · If an enabled interrupt with a higher priority than the current one is pending, it would be stacked.
- If there is no enabled pending interrupt, the spurious vector would be returned.

In either case, an End of Interrupt Command would be necessary to acknowledge and to restore the context of the AIC. This operation is generally not performed by the debug system. Hence the debug system would become strongly intrusive, and could cause the application to enter an undesired state.

This is avoided by using Protect Mode.

The Protect Mode is enabled by setting the AIC bit in the SF Protect Mode Register (see SF: Special Function Registers on page 145).

When Protect Mode is enabled, the AIC performs interrupt stacking only when a write access is performed on the AIC IVR. Therefore, the Interrupt Service Routines must write (arbitrary data) to the AIC IVR just after reading it.

The new context of the AIC, including the value of the Interrupt Status Register (AIC_ISR), is updated with the current interrupt only when IVR is written.

An AIC_IVR read on its own (e.g. by a debugger), modifies neither the AIC context nor the AIC ISR.

Extra AIC IVR reads performed in between the read and the write can cause unpredictable results. Therefore, it is strongly recommended not to set a breakpoint between these 2 actions, nor to stop the software.

The debug system must not write to the AIC_IVR as this would cause undesirable effects.

The following table shows the main steps of an interrupt and the order in which they are performed according to the mode:

Action	Normal Mode	Protect Mode
Calculate active interrupt (higher than current or spurious)	Read AIC_IVR	Read AIC_IVR
Determine and return the vector of the active interrupt	Read AIC_IVR	Read AIC_IVR
Memorize interrupt	Read AIC_IVR	Read AIC_IVR
Push on internal stack the current priority level	Read AIC_IVR	Write AIC_IVR
Acknowledge the interrupt ⁽¹⁾	Read AIC_IVR	Write AIC_IVR
No effect ⁽²⁾	Write AIC_IVR	

- Notes: 1. NIRQ de-assertion and automatic interrupt clearing if the source is programmed as level sensitive
 - 2. Note that software which has been written and debugged using Protect Mode will run correctly in Normal Mode without modification. However in Normal Mode the AIC_IVR write has no effect and can be removed to optimize the code.





AIC User Interface

Base Address: 0xFFFFF000
Table 6. AIC Memory Map

Offset	Register	Name	Access	Reset State
0x000	Source Mode Register 0	AIC_SMR0	Read/Write	0
0x004	Source Mode Register 1	AIC_SMR1	Read/Write	0
_	_	_	Read/Write	0
0x07C	Source Mode Register 31	AIC_SMR31	Read/Write	0
0x080	Source Vector Register 0	AIC_SVR0	Read/Write	0
0x084	Source Vector Register 1	AIC_SVR1	Read/Write	0
_	-	_	Read/Write	0
0x0FC	Source Vector Register 31	AIC_SVR31	Read/Write	0
0x100	IRQ Vector Register	AIC_IVR	Read only	0
0x104	FIQ Vector Register	AIC_FVR	Read only	0
0x108	Interrupt Status Register	AIC_ISR	Read only	0
0x10C	Interrupt Pending Register	AIC_IPR	Read only	(see Note 1)
0x110	Interrupt Mask Register	AIC_IMR	Read only	0
0x114	Core Interrupt Status Register	AIC_CISR	Read only	0
0x118	Reserved	_	_	_
0x11C	Reserved	_	_	_
0x120	Interrupt Enable Command Register	AIC_IECR	Write only	_
0x124	Interrupt Disable Command Register	AIC_IDCR	Write only	_
0x128	Interrupt Clear Command Register	AIC_ICCR	Write only	_
0x12C	Interrupt Set Command Register	AIC_ISCR	Write only	_

Note: 1. The reset value of this register depends on the level of the External IRQ lines. All other sources are cleared at reset.

AIC_EOICR

AIC_SPU

Write only

Read/Write

0

End of Interrupt Command Register

Spurious Vector Register

0x130

0x134

AIC Source Mode Register

AIC_SMR0 - AIC_SMR31 **Register Name:**

Access Type: Read/Write

Reset Value: 0

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
	SRCTYPE				PRIOR		

PRIOR: Priority Level

Program the priority level for all sources except source 0 (FIQ).

The priority level can be between 0 (lowest) and 7 (highest). The priority level is not used for the FIQ, in the SMR0.

SRCTYPE: Interrupt Source Type

Program the input to be positive or negative edge triggered or positive or negative level sensitive. The active level or edge is not programmable for the internal sources.

SRC	ГҮРЕ	Internal Sources	External Sources			
0	0	Level Sensitive	Low Level Sensitive			
0	1	Edge Triggered	Negative Edge Triggered			
1	0	Level Sensitive	High Level Sensitive			
1	1	Edge Triggered	Positive Edge Triggered			





AIC Source Vector Register

Register Name: AIC_SVR0 - AIC_SVR31

Access Type: Read/Write

Reset Value: 0

31	30	29	28	27	26	25	24				
	VECTOR										
23	22	21	20	19	18	17	16				
	VECTOR										
15	14	13	12	11	10	9	8				
			VEC	TOR							
7	6	5	4	3	2	1	0				
	VECTOR										

VECTOR: Interrupt Handler Address

The user may store in these registers the addresses of the corresponding handler for each interrupt source.

AIC Interrupt Vector Register

Register Name: AIC_IVR Access Type: Read only

Reset Value: 0

31	30	29	28	27	26	25	24				
	IRQV										
23	22	21	20	19	18	17	16				
	IRQV										
15	14	13	12	11	10	9	8				
			IR	QV							
7	6	5	4	3	2	1	0				
	IRQV										

IRQV: Interrupt Vector Register

The IRQ Vector Register contains the vector programmed by the user in the Source Vector Register corresponding to the current interrupt.

The Source Vector Register (1 to 31) is indexed using the current interrupt number when the Interrupt Vector Register is read.

When there is no current interrupt, the IRQ Vector Register reads 0.

AIC FIQ Vector Register

Register Name: AIC_FVR **Access Type:** Read only

Reset Value: 0

31	30	29	28	27	26	25	24		
FIQV									
23	22	21	20	19	18	17	16		
FIQV									
15	14	13	12	11	10	9	8		
			FI	QV					
7	6	5	4	3	2	1	0		
	FIQV								

• FIQV: FIQ Vector Register

The FIQ Vector Register contains the vector programmed by the user in the Source Vector Register 0 which corresponds to FIQ.





AIC Interrupt Status Register

Register Name: AIC_ISR
Access Type: Read only

Reset Value: 0

31	30	29	28	27	26	25	24	
23	22	21	20	19	18	17	16	
15	14	13	12	11	10	9	8	
7	6	5	4	3	2	1	0	
			IRQID					

IRQID: Current IRQ Identifier

The Interrupt Status Register returns the current interrupt source number.

AIC Interrupt Pending Register

Register Name: AIC_IPR Access Type: Read only

Reset Value:

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
					IRQ2	IRQ1	IRQ0
15	14	13	12	11	10	9	8
							PIOIRQ
7	6	5	4	3	2	1	0
WDIRQ	TC2IRQ	TC1IRQ	TC0IRQ	US1IRQ	US0IRQ	SWIRQ	FIQ

Interrupt Pending

0 = Corresponding interrupt is inactive.

1 = Corresponding interrupt is pending.

AIC Interrupt Mask Register

Register Name: AIC_IMR Access Type: Read only

Reset Value: 0

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
					IRQ2	IRQ1	IRQ0
15	14	13	12	11	10	9	8
							PIOIRQ
7	6	5	4	3	2	1	0
WDIRQ	TC2IRQ	TC1IRQ	TC0IRQ	US1IRQ	US0IRQ	SWIRQ	FIQ

Interrupt Mask

0 = Corresponding interrupt is disabled.1 = Corresponding interrupt is enabled.





AIC Core Interrupt Status Register

Register Name: AIC_CISR Access Type: Read only

Reset Value: 0

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
						NIRQ	NFIQ

• NFIQ: NFIQ Status

0 = NFIQ line inactive.

1 = NFIQ line active.

NIRQ: NIRQ Status

0 = NIRQ line inactive.

1 = NIRQ line active.

AIC Interrupt Enable Command Register

Register Name: AIC_IECR Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
					IRQ2	IRQ1	IRQ0
15	14	13	12	11	10	9	8
							PIOIRQ
7	6	5	4	3	2	1	0
WDIRQ	TC2IRQ	TC1IRQ	TC0IRQ	US1IRQ	US0IRQ	SWIRQ	FIQ

Interrupt Enable

0 = No effect.

1 = Enables corresponding interrupt.

AIC Interrupt Disable Command Register

Register Name: AIC_IDCR Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
					IRQ2	IRQ1	IRQ0
15	14	13	12	11	10	9	8
							PIOIRQ
7	6	5	4	3	2	1	0
WDIRQ	TC2IRQ	TC1IRQ	TC0IRQ	US1IRQ	US0IRQ	SWIRQ	FIQ

• IS1 - IS31: Interrupt Disable

0 = No effect.

1 = Disables corresponding interrupt.





AIC Interrupt Clear Command Register

Register Name: AIC_ICCR Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
					IRQ2	IRQ1	IRQ0
15	14	13	12	11	10	9	8
							PIOIRQ
7	6	5	4	3	2	1	0
WDIRQ	TC2IRQ	TC1IRQ	TC0IRQ	US1IRQ	US0IRQ	SWIRQ	FIQ

Interrupt Clear

0 = No effect.

1 = Clears corresponding interrupt.

AIC Interrupt Set Command Register

Register Name: AIC_ISCR Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
					IRQ2	IRQ1	IRQ0
15	14	13	12	11	10	9	8
							PIOIRQ
7	6	5	4	3	2	1	0
WDIRQ	TC2IRQ	TC1IRQ	TC0IRQ	US1IRQ	US0IRQ	SWIRQ	FIQ

Interrupt Set

0 = No effect.

1 = Sets corresponding interrupt.

AIC End of Interrupt Command Register

Register Name: AIC_EOICR Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0

The End of Interrupt Command Register is used by the interrupt routine to indicate that the interrupt treatment is complete. Any value can be written because it is only necessary to make a write to this register location to signal the end of interrupt treatment.

AIC Spurious Vector Register

Register Name: AIC_SPU Access Type: Read/Write

Reset Value: 0

31	30	29	28	27	26	25	24				
SPUVEC											
23	22	21	20	19	18	17	16				
	SPUVEC										
15	14	13	12	11	10	9	8				
			SPU	IVEC							
7	6	5	4	3	2	1	0				
	SPUVEC										

• SPUVEC: Spurious Interrupt Vector Handler Address

The user may store the address of the spurious interrupt handler in this register.





Standard Interrupt Sequence

It is assumed that:

- The Advanced Interrupt Controller has been programmed, AIC_SVR are loaded with corresponding interrupt service routine addresses and interrupts are enabled.
- The Instruction at address 0x18(IRQ exception vector address) is

Idr pc, [pc, #-&F20]

When NIRQ is asserted, if the bit I of CPSR is 0, the sequence is:

- The CPSR is stored in SPSR_irq, the current value of the Program Counter is loaded in the IRQ link register (r14_irq) and the Program Counter (r15) is loaded with 0x18. In the following cycle during fetch at address 0x1C, the ARM core adjusts r14_irq, decrementing it by 4.
- 2. The ARM core enters IRQ mode, if it is not already.
- When the instruction loaded at address 0x18 is executed, the Program Counter is loaded with the value read in AIC_IVR. Reading the AIC_IVR has the following effects:

set the current interrupt to be the pending one with the highest priority. The current level is the priority level of the current interrupt.

de-assert the NIRQ line on the processor. (Even if vectoring is not used, AIC_IVR must be read in order to de-assert NIRQ)

automatically clear the interrupt, if it has been programmed to be edge triggered

push the current level on to the stack

return the value written in the AIC_SVR corresponding to the current interrupt

- 4. The previous step has effect to branch to the corresponding interrupt service routine. This should start by saving the Link Register(r14_irq) and the SPSR(SPSR_irq). Note that the Link Register must be decremented by 4 when it is saved, if it is to be restored directly into the Program Counter at the end of the interrupt.
- Further interrupts can then be unmasked by clearing the I bit in the CPSR, allowing re-assertion of the NIRQ to be taken into account by the core. This can occur if an interrupt with a higher priority than the current one occurs.
- 6. The Interrupt Handler can then proceed as required, saving the registers which will be used and restoring them at the end. During this phase, an interrupt of priority higher than the current level will restart the sequence from step 1. Note that if the interrupt is programmed to be level sensitive, the

- source of the interrupt must be cleared during this phase.
- 7. The I bit in the CPSR must be set in order to mask interrupts before exiting, to ensure that the interrupt is completed in an orderly manner.
- 8. The End Of Interrupt Command Register (AIC_EOICR) must be written in order to indicate to the AIC that the current interrupt is finished. This causes the current level to be popped from the stack, restoring the previous current level if one exists on the stack. If another interrupt is pending, with lower or equal priority than old current level but with higher priority than the new current level, the NIRQ line is re-asserted, but the interrupt sequence does not immediately start because the I bit is set in the core.
- 9. The SPSR (SPSR_irq) is restored. Finally, the saved value of the Link Register is restored directly into the PC. This has effect of returning from the interrupt to whatever was being executed before, and of loading the CPSR with the stored SPSR, masking or unmasking the interrupts depending on the state saved in the SPSR (the previous state of the ARM core).

Note: The I bit in the SPSR is significant. If it is set, it indicates that the ARM core was just about to mask IRQ interrupts when the mask instruction was interrupted. Hence, when the SPSR is restored, the mask instruction is completed (IRQ is masked).

Fast Interrupt Sequence

It is assumed that:

- The Advanced Interrupt Controller has been programmed, AIC_SVR[0] is loaded with fast interrupt service routine address and the fast interrupt is enabled.
- The Instruction at address 0x1C(FIQ exception vector address) is:
- ldr pc, [pc, #-&F20].
- Nested Fast Interrupts are not needed by the user.
 When NFIQ is asserted, if the bit F of CPSR is 0, the sequence is:
- The CPSR is stored in SPSR_fiq, the current value of the Program Counter is loaded in the FIQ link register (r14_fiq) and the Program Counter (r15) is loaded with 0x1C. In the following cycle, during fetch at address 0x20, the ARM core adjusts r14_fiq, decrementing it by 4.
- 2. The ARM core enters FIQ mode.
- 3. When the instruction loaded at address 0x1C is executed, the Program Counter is loaded with the value read in AIC_FVR. Reading the AIC_FVR has effect of automatically clearing the fast interrupt (source 0 connected to the FIQ line), if it has been programmed to be edge triggered. In this case only, it de-asserts the NFIQ line on the processor.
- 4. The previous step has effect to branch to the corresponding interrupt service routine. It is not neces-

- sary to save the Link Register(r14_fiq) and the SPSR(SPSR_fiq) if nested fast interrupts are not needed.
- 5. The Interrupt Handler can then proceed as required. It is not necessary to save registers r8 to r13 because FIQ mode has its own dedicated registers and the user r8 to r13 are banked. The other registers, r0 to r7, must be saved before being used, and restored at the end (before the next step). Note that if the fast interrupt is programmed to be level sensitive, the source of the interrupt must be cleared during this phase in order to de-assert the NFIQ line.
- 6. Finally, the Link Register (r14_fiq) is restored into the PC after decrementing it by 4 (with instruction sub pc, Ir, #4 for example). This has effect of returning from the interrupt to whatever was being executed before, and of loading the CPSR with the SPSR, masking or unmasking the fast interrupt depending on the state saved in the SPSR.

Note: The F bit in the SPSR is significant. If it is set, it indicates that the ARM core was just about to mask FIQ interrupts when the mask instruction was interrupted. Hence when the SPSR is restored, the interrupted instruction is completed (FIQ is masked).





PIO: Parallel I/O Controller

The AT91M40400 has 32 programmable I/O lines. Six pins on the AT91M40400 are dedicated as general purpose I/O pins (P16, P17, P18, P19, P23 and P24). Other I/O lines are multiplexed with an external signal of a peripheral to optimize the use of available package pins (see Table 7). The PIO controller also provides an internal interrupt signal to the Advanced Interrupt Controller.

Multiplexed I/O Lines

Some I/O lines are multiplexed with an I/O signal of a peripheral. After reset, the pin is generally controlled by the PIO Controller and is in input mode. Table 7 indicates which of these pins are not controlled by the PIO Controller after reset.

When a peripheral signal is not used in an application, the corresponding pin can be used as a parallel I/O. Each parallel I/O line is bi-directional, whether the peripheral defines the signal as input or output. Figure 33 shows the multiplexing of the peripheral signals with Parallel I/O signals.

If a pin is multiplexed between the PIO Controller and a peripheral, the pin is controlled by the registers PIO_PER (PIO Enable) and PIO_PDR (PIO Disable). The register PIO_PSR (PIO Status) indicates whether the pin is controlled by the corresponding peripheral or by the PIO Controller.

If a pin is a general-purpose parallel I/O pin (not multiplexed with a peripheral), PIO_PER and PIO_PDR have no effect and PIO_PSR returns 1 for the bits corresponding to these pins.

When the PIO is selected, the peripheral input line is connected to zero.

Output Selection

The user can enable each individual I/O signal as an output with the registers PIO_OER (Output Enable) and PIO_ODR (Output Disable). The output status of the I/O signals can be read in the register PIO_OSR (Output Status). The direction defined has effect only if the pin is configured to be controlled by the PIO Controller.

I/O Levels

Each pin can be configured to be driven high or low. The level is defined in four different ways, according to the following conditions.

If a pin is controlled by the PIO Controller and is defined as an output (see Output Selection above), the level is programmed using the registers PIO_SODR (Set Output Data) and PIO_CODR (Clear Output Data). In this case, the programmed value can be read in PIO_ODSR (Output Data Status).

If a pin is controlled by the PIO Controller and is not defined as an output, the level is determined by the external circuit. If a pin is not controlled by the PIO Controller, the state of the pin is defined by the peripheral (see peripheral datasheets).

In all cases, the level on the pin can be read in the register PIO_PDSR (Pin Data Status).

Filters

Optional input glitch filtering is available on each pin and is controlled by the registers PIO_IFER (Input Filter Enable) and PIO_IFDR (Input Filter Disable). The input glitch filtering can be selected whether the pin is used for its peripheral function or as a parallel I/O line. The register PIO_IFSR (Input Filter Status) indicates whether or not the filter is activated for each pin.

Interrupts

Each parallel I/O can be programmed to generate an interrupt when a level change occurs. This is controlled by the PIO_IER (Interrupt Enable) and PIO_IDR (Interrupt Disable) registers which enable/disable the I/O interrupt by setting/clearing the corresponding bit in the PIO_IMR. When a change in level occurs, the corresponding bit in the PIO_ISR (Interrupt Status) is set whether the pin is used as a PIO or a peripheral and whether it is defined as input or output. If the corresponding interrupt in PIO_IMR (Interrupt Mask) is enabled, the PIO interrupt is asserted.

When PIO_ISR is read, the register is automatically cleared.

User Interface

Each individual I/O is associated with a bit position in the Parallel I/O user interface registers. Each of these registers are 32 bits wide. If a parallel I/O line is not defined, writing to the corresponding bits has no effect. Undefined bits read zero.

Figure 33. Parallel I/O Multiplexed with a Bi-directional Signal








Table 7. Multiplexed Parallel I/Os

PIO Co	ntroller		Peripheral			Pin
Bit Number ⁽¹⁾	Port Name	Port Name	Signal Description	Signal Direction	Reset State	Number
0	P0	TCLK0	Timer 0 Clock signal	input	PIO Input	49
1	P1	TIOA0	Timer 0 Signal A	bi-directional	PIO Input	50
2	P2	TIOB0	Timer 0 Signal B	bi-directional	PIO Input	51
3	P3	TCLK1	Timer 1 Clock signal	input	PIO Input	54
4	P4	TIOA1	Timer 1 Signal A	bi-directional	PIO Input	55
5	P5	TIOB1	Timer 1 Signal B	bi-directional	PIO Input	56
6	P6	TCLK2	Timer 2 Clock signal	input	PIO Input	57
7	P7	TIOA2	Timer 2 Signal A	bi-directional	PIO Input	58
8	P8	TIOB2	Timer 2 Signal B	bi-directional	PIO Input	59
9	P9	IRQ0	External Interrupt 0	input	PIO Input	60
10	P10	IRQ1	External Interrupt 1	input	PIO Input	63
11	P11	IRQ2	External Interrupt 2	input	PIO Input	64
12	P12	FIQ	Fast Interrupt	input	PIO Input	66
13	P13	SCK0	USART 0 clock signal	bi-directional	PIO Input	67
14	P14	TXD0	USART 0 transmit data signal	output	PIO Input	68
15	P15	RXD0	USART 0 receive data signal	input	PIO Input	69
16	P16	_	_	_	PIO Input	70
17	P17	-	-	_	PIO Input	71
18	P18	-	-	_	PIO Input	72
19	P19	-	-	_	PIO Input	73
20	P20	SCK1	USART 1 clock signal	bi-directional	PIO Input	74
21	P21	TXD1	USART 1 transmit data signal	output	PIO Input	75
22	P22	RXD1	USART 1 receive data signal	input	PIO Input	76
23	P23	-	-	_	PIO Input	83
24	P24	_	_	_	PIO Input	84
25	P25	MCKO	Master Clock Output	output	MCKO	85
26	P26	NCS2	Chip Select 2	output	NCS2	99
27	P27	NCS3	Chip Select 3	output	NCS3	100
28	P28	A20/CS7	Address 20/Chip Select 7 output		A20	25
29	P29	A21/CS6	Address 21/Chip Select 6 output		A21	26
30	P30	A22/CS5	Address 22/Chip Select 5	output	A22	29
31	P31	A23/CS4	Address 23/Chip Select 4	output	A23	30

Note: 1. Bit number refers to the data bit which corresponds to this signal in each of the User Interface registers.

PIO User Interface

PIO Base Address:0xFFFF0000

Table 8. PIO Controller Memory Map

Offset	Register	Name	Access	Reset State
0x00	PIO Enable Register	PIO_PER	Write only	_
0x04	PIO Disable Register	PIO_PDR	Write only	_
0x08	PIO Status Register	PIO_PSR	Read only	0x01FFFFFF (see also Table 7)
0x0C	Reserved	_	_	_
0x10	Output Enable Register	PIO_OER	Write only	_
0x14	Output Disable Register	PIO_ODR	Write only	_
0x18	Output Status Register	PIO_OSR	Read only	0
0x1C	Reserved	-	_	_
0x20	Input Filter Enable Register	PIO_IFER	Write only	_
0x24	Input Filter Disable Register	PIO_IFDR	Write only	_
0x28	Input Filter Status Register	PIO_IFSR	Read only	0
0x2C	Reserved	-	-	_
0x30	Set Output Data Register	PIO_SODR	Write only	_
0x34	Clear Output Data Register	PIO_CODR	Write only	_
0x38	Output Data Status Register	PIO_ODSR	Read only	0
0x3C	Pin Data Status Register	PIO_PDSR	Read only	(see Note 1)
0x40	Interrupt Enable Register	PIO_IER	Write only	_
0x44	Interrupt Disable Register	PIO_IDR	Write only	_
0x48	Interrupt Mask Register	PIO_IMR	Read only	0
0x4C	Interrupt Status Register	PIO_ISR	Read only	(see Note 2)

- Notes: 1. The reset value of this register depends on the level of the external pins at reset.
 - 2. This register is cleared at reset. However, the first read of the register can give a value not equal to zero if any changes have occurred on any pins between the reset and the read.





PIO Enable Register

Register Name: PIO_PER
Access Type: Write only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to enable individual pins to be controlled by the PIO Controller instead of the associated peripheral. When the PIO is enabled, the associated peripheral input (if any) is held at logic zero.

1 = Enables the PIO to control the corresponding pin (disables peripheral control of the pin).

0 = No effect.

PIO Disable Register

Register Name: PIO_PDR
Access Type: Write Only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to disable PIO control of individual pins. When the PIO control is disabled, the normal peripheral function is enabled on the corresponding pin.

1 = Disables PIO control (enables peripheral control) on the corresponding pin.

0 = No effect.

PIO Status Register

PIO_PSR **Register Name: Access Type:** Read only **Reset Value:** 0x01FFFFFF

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register indicates which pins are enabled for PIO control. This register is updated when PIO lines are enabled or disabled.



^{1 =} PIO is active on the corresponding line (peripheral is inactive). 0 = PIO is inactive on the corresponding line (peripheral is active).



PIO Output Enable Register

Register Name: PIO_OER Access Type: Write only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to enable PIO output drivers. If the pin is driven by a peripheral, this has no effect on the pin, but the information is stored. The register is programmed as follows:

1 = Enables the PIO output on the corresponding pin.

0 = No effect.

PIO Output Disable Register

Register Name: PIO_ODR Access Type: Write only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to disable PIO output drivers. If the pin is driven by the peripheral, this has no effect on the pin, but the information is stored. The register is programmed as follows:

1 = Disables the PIO output on the corresponding pin.

0 = No effect.

PIO Output Status Register

Register Name: PIO_OSR **Access Type:** Read only

Reset Value:

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register shows the PIO pin control (output enable) status which is programmed in PIO_OER and PIO ODR. The defined value is effective only if the pin is controlled by the PIO. The register reads as follows:



^{1 =} The corresponding PIO is output on this line.0 = The corresponding PIO is input on this line.



PIO Input Filter Enable Register

Register Name: PIO_IFER Access Type: Write only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to enable input glitch filters. It affects the pin whether or not the PIO is enabled. The register is programmed as follows:

1 = Enables the glitch filter on the corresponding pin.

0 = No effect.

PIO Input Filter Disable Register

Register Name: IO_IFDR
Access Type: Write only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to disable input glitch filters. It affects the pin whether or not the PIO is enabled. The register is programmed as follows:

1 = Disables the glitch filter on the corresponding pin.

0 = No effect.

PIO Input Filter Status Register

PIO_IFSR **Register Name: Access Type:** Read only

Reset Value:

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register indicates which pins have glitch filters selected. It is updated when PIO outputs are enabled or disabled by writing to PIO_IFER or PIO_IFDR.

1 = Filter is selected on the corresponding input (peripheral and PIO).0 = Filter is not selected on the corresponding input.





PIO Set Output Data Register

Register Name: PIO_SODR
Access Type: Write only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to set PIO output data. It affects the pin only if the corresponding PIO output line is enabled and if the pin is controlled by the PIO. Otherwise, the information is stored.

1 = PIO output data on the corresponding pin is set.

0 = No effect.

PIO Clear Output Data Register

Register Name: PIO_CODR Access Type: Write only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to clear PIO output data. It affects the pin only if the corresponding PIO output line is enabled and if the pin is controlled by the PIO. Otherwise, the information is stored.

1 = PIO output data on the corresponding pin is cleared.

0 = No effect.

PIO Output Data Status Register

Register Name: PIO ODSR Access Type: Read only

Reset Value:

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register shows the output data status which is programmed in PIO_SODR or PIO_CODR. The defined value is effective only if the pin is controlled by the PIO Controller and only if the pin is defined as an output.

- 1 = The output data for the corresponding line is programmed to 1. 0 = The output data for the corresponding line is programmed to 0.

PIO Pin Data Status Register

PIO_PDSR **Register Name:** Access Type: Read only **Reset Value:** Undefined

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register shows the state of the physical pin of the chip. The pin values are always valid regardless of whether the pins are enabled as PIO, peripheral, input or output. The register reads as follows:

- 1 = The corresponding pin is at logic 1.
- 0 =The corresponding pin is at logic 0.





PIO Interrupt Enable Register

Register Name: PIO_IER
Access Type: Write only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to enable PIO interrupts on the corresponding pin. It has effect whether PIO is enabled or not.

1 = Enables an interrupt when a change of logic level is detected on the corresponding pin.

0 = No effect.

PIO Interrupt Disable Register

Register Name: PIO_IDR
Access Type: Write only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to disable PIO interrupts on the corresponding pin. It has effect whether the PIO is enabled or not.

1 = Disables the interrupt on the corresponding pin. Logic level changes are still detected.

0 = No effect.

PIO Interrupt Mask Register

Register Name: PIO_IMR
Access Type: Read Only

Reset Value: 0

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register shows which pins have interrupts enabled. It is updated when interrupts are enabled or disabled by writing to PIO_IER or PIO_IDR.

1 = Interrupt is enabled on the corresponding input pin.

0 = Interrupt is not enabled on the corresponding input pin.

PIO Interrupt Status Register

Register Name: PIO_ISR
Access Type: Read only

Reset Value: 0

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	. 8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	. 0
P7	P6	P5	P4	P3	P2	P1	P0

This register indicates for each pin when a logic value change has been detected (rising or falling edge). This is valid whether the PIO is selected for the pin or not and whether the pin is an input or output.

The register is reset to zero following a read, and at reset.

- 1 = At least one change has been detected on the corresponding pin since the register was last read.
- 0 = No change has been detected on the corresponding pin since the register was last read.





USART: Universal Synchronous/Asynchronous Receiver/Transmitter


The AT91M40400 provides two identical, full-duplex, universal synchronous/asynchronous receiver/transmitters that interface to the APB and are connected to the Peripheral Data Controller.

The main features are:

- · Programmable Baud Rate Generator
- · Parity, Framing and Overrun Error Detection

- · Line Break Generation and Detection
- Automatic Echo, Local Loopback and Remote Loopback channel modes
- · Multi-drop Mode: Address Detection and Generation
- Interrupt Generation
- · Two Dedicated Peripheral Data Controller channels
- 5-, 6-, 7- and 8-bit character length

Figure 34. USART Block Diagram



Pin Description

Each USART channel has the following external signals:

Name	Description
SCK	USART Serial clock can be configured as input or output: SCK is configured as input if an External clock is selected (USCLKS[1] = 1) SCK is driven as output if the External Clock is disabled (USCLKS[1] = 0) and Clock output is enabled (CLKO = 1)
TXD	Transmit Serial Data is an output
RXD	Receive Serial Data is an input

Note: After a hardware reset, the USART pins are not enabled by default (see PIO: Parallel I/O Controller on page 50). The user must configure the PIO Controller before enabling the transmitter or receiver.

If the user selects one of the internal clocks, SCK can be configured as a PIO.

Baud Rate Generator

The Baud Rate Generator provides the bit period clock (the Baud Rate clock) to both the Receiver and the Transmitter.

The Baud Rate Generator can select between external and internal clock sources. The external clock source is SCK. The internal clock sources can be either the master clock MCKI or the master clock divided by 8 (MCKI/8).

Note: In all cases, if an external clock is used, the duration of each of its levels must be longer than the system clock (MCKI) period. The external clock frequency must be at least 2.5 times lower than the system clock.


When the USART is programmed to operate in Asynchronous Mode (SYNC = 0 in the Mode Register US_MR), the selected clock is divided by 16 times the value (CD) written in US_BRGR (Baud Rate Generator Register). If US_BRGR is set to 0, the Baud Rate Clock is disabled.

Baud Rate =
$$\frac{\text{Selected Clock}}{16 \text{ x CD}}$$

When the USART is programmed to operate in Synchronous Mode (SYNC = 1) and the selected clock is internal (USCLKS[1] = 0 in the Mode Register US_MR), the Baud Rate Clock is the internal selected clock divided by the value written in US_BRGR. If US_BRGR is set to 0, the Baud Rate Clock is disabled.

In Synchronous Mode with external clock selected (USCLKS[1] = 1), the clock is provided directly by the signal on the SCK pin. No division is active. The value written in US BRGR has no effect.

Figure 35. Baud Rate Generator







Receiver

Asynchronous Receiver

The USART is configured for asynchronous operation when SYNC = 0 (bit 7 of US_MR). In asynchronous mode, the USART detects the start of a received character by sampling the RXD signal until it detects a valid start bit. A low level (space) on RXD is interpreted as a valid start bit if it is detected for more than 7 cycles of the sampling clock, which is 16 times the baud rate. Hence a space which is longer than 7/16 of the bit period is detected as a valid start bit. A space which is 7/16 of a bit period or shorter is ignored and the receiver continues to wait for a valid start bit.

When a valid start bit has been detected, the receiver samples the RXD at the theoretical mid-point of each bit. It is assumed that each bit lasts 16 cycles of the sampling clock (one bit period) so the sampling point is 8 cycles (0.5 bit periods) after the start of the bit. The first sampling point is therefore 24 cycles (1.5 bit periods) after the falling edge of the start bit was detected. Each subsequent bit is sampled 16 cycles (1 bit period) after the previous one.

Figure 36. Asynchronous Mode: Start Bit Detection






Figure 37. Asynchronous Mode: Character Reception



Synchronous Receiver

When configured for synchronous operation (SYNC = 1), the receiver samples the RXD signal on each rising edge of the Baud Rate clock. If a low level is detected, it is considered as a start. Data bits, parity bit and stop bit are sampled and the receiver waits for the next start bit. See example in Figure 38.

Figure 38. Synchronous Mode: Character Reception



Receiver Ready

When a complete character is received, it is transferred to the US_RHR and the RXRDY status bit in US_CSR is set. If US_RHR has not been read since the last transfer, the OVRE status bit in US_CSR is set.

Parity Error

Each time a character is received, the receiver calculates the parity of the received data bits, in accordance with the field PAR in US_MR. It then compares the result with the received parity bit. If different, the parity error bit PARE in US CSR is set.

Framing Error

If a character is received with a stop bit at low level and with at least one data bit at high level, a framing error is generated. This sets FRAME in US_CSR.

Time-Out

This function allows an idle condition on the RXD line to be detected. The maximum delay for which the USART should wait for a new character to arrive while the RXD line is inactive (high level) is programmed in US_RTOR (Receiver Time-out). When this register is set to 0, no time-out is detected. Otherwise, the receiver waits for a first character and then initializes a counter which is decremented at each bit period and reloaded at each byte reception. When the counter reaches 0, the TIMEOUT bit in US_CSR is set. The user can restart the wait for a first character with the STTTO (Start Time-Out) bit in US_CR

Calculation of time-out duration:

Duration = Value x 4 x Bit period





Transmitter

The transmitter has the same behavior in both synchronous and asynchronous operating modes. Start bit, data bits, parity bit and stop bits are serially shifted, lowest significant bit first, on the falling edge of the serial clock. See example in Figure 39.

The number of data bits is selected in the CHRL field in US MR.

The parity bit is set according to the PAR field in US_MR. The number of stop bits is selected in the NBSTOP field in US_MR.

When a character is written to US_THR (Transmit Holding), it is transferred to the Shift Register as soon as it is empty. When the transfer occurs, the TXRDY bit in US_CSR is set until a new character is written to US_THR. If Transmit Shift Register and US_THR are both empty, the TXEMPTY bit in US_CSR is set.

Time-Guard

The Time-guard function allows the transmitter to insert an idle state on the TXD line between two characters. The duration of the idle state is programmed in US_TTGR

(Transmitter Time-Guard). When this register is set to zero, no time-guard is generated. Otherwise, the transmitter holds a high level on TXD after each transmitted byte during the number of bit periods programmed in US TTGR


Idle state duration between two characters = Time-guard value x Bit period

Multi-Drop Mode

When the field PAR in US_MR equals 11X (binary value), the USART is configured to run in Multi-drop mode. In this case, the parity error bit PARE in US_CSR is set when data is detected with a parity bit set to identify an address byte. PARE is cleared with the Reset Status Bits Command (RSTSTA) in US_CR. If the parity bit is detected low, identifying a data byte, PARE is not set.

The transmitter sends an address byte (parity bit set) when a Send Address Command (SENDA) is written to US_CR. In this case, the next byte written to US_THR will be transmitted as an address. After this any byte transmitted will have the parity bit cleared.

Figure 39. Synchronous and Asynchronous Modes: Character Transmission



Break

A break condition is a low signal level which has a duration of at least one character (including start/stop bits and parity).

Transmit Break

The transmitter generates a break condition on the TXD line when STTBRK is set in US_CR (Control Register). In this case, the character present in the Transmit Shift Register is completed before the line is held low.

To cancel a break condition on the TXD line, the STPBRK command in US_CR must be set. The USART completes a minimum break duration of one character length. The TXD line then returns to high level (idle state) for at least 12 bit periods to ensure that the end of break is correctly detected. Then the transmitter resumes normal operation.

The BREAK is managed like a character:

- The STTBRK and the STPBRK commands are performed only if the transmitter is ready (bit TXRDY = 1 in US CSR)
- The STTBRK command blocks the transmitter holding register (bit TXRDY is cleared in US_CSR) until the break has started
- A break is started when the Shift Register is empty (any previous character is fully transmitted). TXEMPTY is cleared in US_CSR. The break blocks the transmitter shift register until it is completed (high level for at least 12 bit periods after the STPBRK command is requested)

In order to avoid unpredictable states:

- STTBRK and STPBRK commands must not be requested at the same time
- Once an STTBRK command is requested, further STTBRK commands are ignored until the BREAK is ended (high level for at least 12 bit periods)
- All STPBRK commands requested without a previous STTBRK command are ignored
- A byte written into the Transmit Holding Register while a break is pending but not started (US_CSR.TXRDY = 0) is ignored
- It is not permitted to write new data in the Transmit
 Holding Register while a break is in progress (STPBRK
 has not been requested), even though TXRDY = 1 in
 US CSR.
- A new STTBRK command must not be issues until an existing break has ended (TXEMPTY= 1 in US_CSR)

The standard break transmission sequence is:

- Wait for the transmitter ready (US_CSR.TXRDY = 1)
- 2. Send the STTBRK command (write 0x0200 to US CR)

- 3. Wait for the transmitter ready (TXRDY = 1 in US CSR)
- 4. Send the STPBRK command (write 0x0400 to US_CR)

The next byte can then be sent:

- Wait for the transmitter ready (TXRDY = 1 in US_CSR)
- 6. Send the next byte (write byte to US THR)

Each of these steps can be scheduled by using the interrupt if the bit TXRDY in US IMR is set.

For character transmission, the USART channel must be enabled before sending a break.

Receive Break

The receiver detects a break condition when all data, parity and stop bits are low. When the low stop bit is detected, the receiver asserts the RXBRK bit in US_CSR. An end of receive break is detected by a high level for at least 2/16 of a bit period in asynchronous operating mode or at least one sample in synchronous operating mode. RXBRK is also asserted when an end of break is detected.

Both the beginning and the end of a break can be detected by interrupt if the bit US IMR.RXBRK is set.

Peripheral Data Controller

Each USART channel is closely connected to a corresponding Peripheral Data Controller channel. One is dedicated to the receiver. The other is dedicated to the transmitter.

The PDC channel is programmed using US_TPR (Transmit Pointer) and US_TCR (Transmit Counter) for the transmitter and US_RPR (Receive Pointer) and US_RCR (Receive Counter) for the receiver. The status of the PDC is given in US_CSR by the ENDTX bit for the transmitter and by the ENDRX bit for the receiver.

The pointer registers (US_TPR and US_RPR) are used to store the address of the transmit or receive buffers. The counter registers (US_TCR and US_RCR) are used to store the size of these buffers.

The receiver data transfer is triggered by the RXRDY bit and the transmitter data transfer is triggered by TXRDY. When a transfer is performed, the counter is decremented and the pointer is incremented. When the counter reaches 0, the status bit is set (ENDRX for the receiver, ENDTX for the transmitter in US_CSR) which can be programmed to generate an interrupt. Transfers are then disabled until a new non-zero counter value is programmed.





Interrupt Generation

Each status bit in US_CSR has a corresponding bit in US_IER (Interrupt Enable) and US_IDR (Interrupt Disable) which controls the generation of interrupts by asserting the USART interrupt line connected to the Advanced Interrupt Controller. US_IMR (Interrupt Mask Register) indicates the status of the corresponding bits.

When a bit is set in US_CSR and the same bit is set in US_IMR, the interrupt line is asserted.

Channel Modes


The USART can be programmed to operate in three different test modes, using the field CHMODE in US_MR.


Automatic echo mode allows bit by bit re-transmission. When a bit is received on the RXD line, it is sent to the TXD line. Programming the transmitter has no effect.


Local loopback mode allows the transmitted characters to be received. TXD and RXD pins are not used and the output of the transmitter is internally connected to the input of the receiver. The RXD pin level has no effect and the TXD pin is held high, as in idle state.

Remote loopback mode directly connects the RXD pin to the TXD pin. The Transmitter and the Receiver are disabled and have no effect. This mode allows bit by bit retransmission.

Figure 40. Channel Modes







USART User Interface

Base Address USART0: 0xFFFD0000
Base Address USART1: 0xFFFCC000

Table 9. USART Memory Map

Offset	Register	Name	Access	Reset State
0x00	Control Register	US_CR	Write only	_
0x04	Mode Register	US_MR	Read/Write	0
0x08	Interrupt Enable Register	US_IER	Write only	_
0x0C	Interrupt Disable Register	US_IDR	Write only	_
0x10	Interrupt Mask Register	US_IMR	Read only	0
0x14	Channel Status Register	US_CSR	Read only	0x18
0x18	Receiver Holding Register	US_RHR	Read only	0
0x1C	Transmitter Holding Register	US_THR	Write only	_
0x20	Baud Rate Generator Register	US_BRGR	Read/Write	0
0x24	Receiver Time-out Register	US_RTOR	Read/Write	0
0x28	Transmitter Time-guard Register	US_TTGR	Read/Write	0
0x2C	Reserved	_	_	_
0x30	Receive Pointer Register	US_RPR	Read/Write	0
0x34	Receive Counter Register	US_RCR	Read/Write	0
0x38	Transmit Pointer Register	US_TPR	Read/Write	0
0x3C	Transmit Counter Register	US_TCR	Read/Write	0





USART Control Register

Name: US_CR Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
			SENDA	STTTO	STPBRK	STTBRK	RSTSTA
7	6	5	4	3	2	1	0
TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX		

RSTRX: Reset Receiver

0 = No effect.

1 = The receiver logic is reset.

RSTTX: Reset Transmitter

0 = No effect.

1 = The transmitter logic is reset.

• RXEN: Receiver Enable

0 = No effect.

1 = The receiver is enabled if RXDIS is 0.

RXDIS: Receiver Disable

0 = No effect.

1 = The receiver is disabled.

TXEN: Transmitter Enable

0 = No effect.

1 = The transmitter is enabled if TXDIS is 0.

TXDIS: Transmitter Disable

0 = No effect.

1 = The transmitter is disabled.

• RSTSTA: Reset Status Bits

0 = No effect.

1 = Resets the status bits PARE, FRAME, OVRE and RXBRK in the US_CSR.

• STTBRK: Start Break

0 = No effect.

1 = If break is not being transmitted, start transmission of a break after the characters present in US_THR and the Transmit Shift Register have been transmitted.

STPBRK: Stop Break

0 = No effect.

1 = If a break is being transmitted, stop transmission of the break after a minimum of one character length and transmit a high level during 12 bit periods.

STTTO: Start Time-out

0 = No effect.

1 = Start waiting for a character before clocking the time-out counter.

SENDA: Send Address

0 = No effect

1 = In Multi-drop Mode only, the next character written to the US_THR is sent with the address bit set.

USART Mode Register

Name: US_MR Read/Write **Access Type:**

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
					CLKO		
15	14	13	12	11	10	9	8
CHM	1ODE	NBS	STOP		PAR		SYNC
7	6	5	4	3	2	1	0
CH	IRL	USC	CLKS				

• USCLKS: Clock Selection (Baud Rate Generator Input Clock)

USC	LKS	Selected Clock		
0	0	MCKI		
0	1	MCKI/8		
1	Х	External (SCK)		

CHRL: Character Length

CHRL		Character Length			
0	0	Five bits			
0	1	Six bits			
1	0	Seven bits			
1	1	Eight bits			

Start, stop and parity bits are added to the character length.

• SYNC: Synchronous Mode Select

0 = USART operates in Asynchronous Mode.1 = USART operates in Synchronous Mode.

PAR: Parity Type

	PAR		Parity Type		
0	0	0	Even Parity		
0	0	1	Odd Parity		
0	1	0	Parity forced to 0 (Space)		
0	1	1	Parity forced to 1 (Mark)		
1	0	Х	No parity		
1	1	х	Multi-drop mode		





NBSTOP: Number of Stop Bits

The interpretation of the number of stop bits depends on SYNC.

NBS	ТОР	Asynchronous (SYNC = 0)	Synchronous (SYNC = 1)
0	0	1 stop bit	1 stop bit
0	1	1.5 stop bits	Reserved
1	0	2 stop bits	2 stop bits
1	1	Reserved	Reserved

CHMODE: Channel Mode

CHMODE		Mode Description
0	0	Normal Mode The USART Channel operates as an Rx/Tx USART.
0	1	Automatic Echo Receiver Data Input is connected to the TXD pin.
1	0	Local Loopback Transmitter Output Signal is connected to Receiver Input Signal.
1	1	Remote Loopback RXD pin is internally connected to TXD pin.

• CKLO: Clock Output Select

0 = The USART does not drive the SCK pin. 1 = The USART drives the SCK pin if USCLKS[1] is 0.

USART Interrupt Enable Register

Name: US_IER
Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
						TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

RXRDY: Enable RXRDY Interrupt

0 = No effect.

1 = Enables RXRDY Interrupt.

TXRDY: Enable TXRDY Interrupt

0 = No effect.

1 = Enables TXRDY Interrupt.

• RXBRK: Enable Receiver Break Interrupt

0 = No effect.

1 = Enables Receiver Break Interrupt.

ENDRX: Enable End of Receive Transfer Interrupt

0 = No effect.

1 = Enables End of Receive Transfer Interrupt.

ENDTX: Enable End of Transmit Interrupt

0 = No effect.

1 = Enables End of Transmit Interrupt.

OVRE: Enable Overrun Error Interrupt

0 = No effect.

1 = Enables Overrun Error Interrupt.

• FRAME: Enable Framing Error Interrupt

0 = No effect.

1 = Enables Framing Error Interrupt.

• PARE: Enable Parity Error Interrupt

0 = No effect.

1 = Enables Parity Error Interrupt.

• TIMEOUT: Enable Time-out Interrupt

0 = No effect.

1 = Enables Reception Time-out Interrupt.

• TXEMPTY: Enable TXEMPTY Interrupt

0 = No effect.

1 = Enables TXEMPTY Interrupt.





USART Interrupt Disable Register

Name: US_IDR Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
						TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

RXRDY: Disable RXRDY Interrupt

0 = No effect.

1 = Disables RXRDY Interrupt.

TXRDY: Disable TXRDY Interrupt

0 = No effect.

1 = Disables TXRDY Interrupt.

RXBRK: Disable Receiver Break Interrupt

0 = No effect.

1 = Disables Receiver Break Interrupt.

ENDRX: Disable End of Receive Transfer Interrupt

0 = No effect.

1 = Disables End of Receive Transfer Interrupt.

ENDTX: Disable End of Transmit Interrupt

0 = No effect.

1 = Disables End of Transmit Interrupt.

OVRE: Disable Overrun Error Interrupt

0 = No effect.

1 = Disables Overrun Error Interrupt.

FRAME: Disable Framing Error Interrupt

0 = No effect.

1 = Disables Framing Error Interrupt.

• PARE: Disable Parity Error Interrupt

0 = No effect.

1 = Disables Parity Error Interrupt.

• TIMEOUT: Disable Time-out Interrupt

0 = No effect.

1 = Disables Receiver Time-out Interrupt.

• TXEMPTY: Disable TXEMPTY Interrupt

0 = No effect.

1 = Disables TXEMPTY Interrupt.

USART Interrupt Mask Register

Name: US_IMR Access Type: Read only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
						TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

RXRDY: Mask RXRDY Interrupt

0 = RXRDY Interrupt is Disabled

1 = RXRDY Interrupt is Enabled

TXRDY: Mask TXRDY Interrupt

0 = TXRDY Interrupt is Disabled

1 = TXRDY Interrupt is Enabled

RXBRK: Mask Receiver Break Interrupt

0 = Receiver Break Interrupt is Disabled

1 = Receiver Break Interrupt is Enabled

ENDRX: Mask End of Receive Transfer Interrupt

0 = End of Receive Transfer Interrupt is Disabled

1 = End of Receive Transfer Interrupt is Enabled

ENDTX: Mask End of Transmit Interrupt

0 = End of Transmit Interrupt is Disabled

1 = End of Transmit Interrupt is Enabled

OVRE: Mask Overrun Error Interrupt

0 = Overrun Error Interrupt is Disabled

1 = Overrun Error Interrupt is Enabled

FRAME: Mask Framing Error Interrupt

0 = Framing Error Interrupt is Disabled

1 = Framing Error Interrupt is Enabled

PARE: Mask Parity Error Interrupt

0 = Parity Error Interrupt is Disabled

1 = Parity Error Interrupt is Enabled

• TIMEOUT: Mask Time-out Interrupt

0 = Receive Time-out Interrupt is Disabled

1 = Receive Time-out Interrupt is Enabled

• TXEMPTY: Mask TXEMPTY Interrupt

0 = TXEMPTY Interrupt is Disabled.

1 = TXEMPTY Interrupt is Enabled.





USART Channel Status Register

US CSR Name: Access Type: Read only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
						TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

RXRDY: Receiver Ready

0 = No complete character has been received since the last read of the US RHR or the receiver is disabled.

1 = At least one complete character has been received and the US_RHR has not yet been read.

TXRDY: Transmitter Ready

0 = US_THR contains a character waiting to be transferred to the Transmit Shift Register, or an STTBRK command has been requested.

1 = US_THR is empty and there is no Break request pending TSR availability.

Equal to zero when the USART is disabled or at reset. Transmitter Enable command (in US_CR) sets this bit to one.

RXBRK: Break Received/End of Break

0 = No Break Received nor End of Break has been detected since the last "Reset Status Bits" command in the Control Register.

1 = Break Received or End of Break has been detected since the last "Reset Status Bits" command in the Control Reg-

ENDRX: End of Receiver Transfer

0 = The End of Transfer signal from the Peripheral Data Controller channel dedicated to the receiver is inactive.

1 = The End of Transfer signal from the Peripheral Data Controller channel dedicated to the receiver is active.

ENDTX: End of Transmitter Transfer

0 = The End of Transfer signal from the Peripheral Data Controller channel dedicated to the transmitter is inactive.

1 = The End of Transfer signal from the Peripheral Data Controller channel dedicated to the transmitter is active.

OVRE: Overrun Error

0 = No byte has been transferred from the Receive Shift Register to the US_RHR when RxRDY was asserted since the last "Reset Status Bits" command.

1 = At least one byte has been transferred from the Receive Shift Register to the US RHR when RxRDY was asserted since the last "Reset Status Bits" command.

FRAME: Framing Error

0 = No stop bit has been detected low since the last "Reset Status Bits" command.

1 = At least one stop bit has been detected low since the last "Reset Status Bits" command.

PARE: Parity Error

1 = At least one parity bit has been detected false (or a parity bit high in multi-drop mode) since the last "Reset Status Bits" command.

0 = No parity bit has been detected false (or a parity bit high in multi-drop mode) since the last "Reset Status Bits" command.

TIMEOUT: Receiver Time-out

0 = There has not been a time-out since the last "Start Time-out" command or the Time-out Register is 0.

1 = There has been a time-out since the last "Start Time-out" command.

TXEMPTY: Transmitter Empty

0 = There are characters in either US_THR or the Transmit Shift Register or a Break is being transmitted. 1 = There are no characters in US_THR and the Transmit Shift Register and Break is not active.

Equal to zero when the USART is disabled or at reset. Transmitter Enable command (in US CR) sets this bit to one.

USART Receiver Holding Register

Name: US_RHR Access Type: Read only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
			RXC	CHR			

RXCHR: Received Character

Last character received if RXRDY is set. When number of data bits is less than 8 bits, the bits are right-aligned. All non-significant bits read zero.

USART Transmitter Holding Register

Name: US_THR Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
	•	•	TXC	CHR	•	•	

TXCHR: Character to be Transmitted

Next character to be transmitted after the current character if TXRDY is not set. When number of data bits is less than 8 bits, the bits are right-aligned.





USART Baud Rate Generator Register

Name: US_BRGR Access Type: Read/Write

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
			С	D			
7	6	5	4	3	2	1	0
	CD						

CD: Clock Divisor

This register has no effect if Synchronous Mode is selected with an external clock.

CD	
0	Disables Clock
1	Clock Divisor bypass
2 to 65535	Baud Rate (Asynchronous Mode) = Selected clock / (16 x CD) Baud Rate (Synchronous Mode) = Selected clock / CD

Note: In Synchronous Mode, the value programmed must be even to ensure a 50:50 mark:space ratio. **Note:** Clock divisor bypass (CD = 1) must not be used when internal clock MCKI is selected (USCLKS = 0).

USART Receiver Time-out Register

Name: US_RTOR Access Type: Read/Write

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
	ТО						

TO: Time-out Value

When a value is written to this register, a Start Time-out Command is automatically performed.

ТО	
0	Disables the RX Time-out function.
1-255	The Time-out counter is loaded with TO when the Start Time-out Command is given or when each new data character is received (after reception has started).

Time-out duration = $TO \times 4 \times Bit period$

USART Transmitter Time-guard Register

Name: US_TTGR Access Type: Read/Write

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
	TG						

• TG: Time-guard Value

TG	
0	Disables the TX Time-guard function.
1-255	TXD is inactive high after the transmission of each character for the time-guard duration.

Time-guard duration = $TG \times Bit period$





USART Receive Pointer Register

Name: US_RPR Access Type: Read/Write

31	30	29	28	27	26	25	24	
	RXPTR							
23	22	21	20	19	18	17	16	
			RXI	PTR				
15	14	13	12	11	10	9	8	
			RXI	PTR				
7	6	5	4	3	2	1	0	
	RXPTR							

RXPTR: Receive Pointer

RXPTR must be loaded with the address of the receive buffer.

USART Receive Counter Register

Name: US_RCR Access Type: Read/Write

31	30	29	28	27	26	25	24
23	22	21	4920	19	18	17	16
15	14	13	12	11	10	9	8
	RXCTR						
7	6	5	4	3	2	1	0
RXCTR							

• RXCTR: Receive Counter

RXCTR must be loaded with the size of the receive buffer.
0: Stop Peripheral Data Transfer dedicated to the receiver.
1-65535: Start Peripheral Data transfer if RXRDY is active.

USART Transmit Pointer Register

Name: US_TPR
Access Type: Read/Write

31	30	29	28	27	26	25	24	
	TXPTR							
23	22	21	20	19	18	17	16	
			TXF	PTR				
15	14	13	12	11	10	9	8	
	TXPTR							
7	6	5	4	3	2	1	0	
	TXPTR							

TXPTR: Transmit Pointer

TXPTR must be loaded with the address of the transmit buffer.

USART Transmit Counter Register

Name: US_TCR Access Type: Read/Write

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
	TXCTR						
7	6	5	4	3	2	1	0
	TXCTR						

• TXCTR: Transmit Counter

TXCTR must be loaded with the size of the transmit buffer.
0: Stop Peripheral Data Transfer dedicated to the transmitter.
1-65535: Start Peripheral Data transfer if TXRDY is active.





TC: Timer Counter


The AT91M40400 features a Timer Counter block which includes three identical 16-bit timer counter channels. Each channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation.

Each Timer Counter channel has 3 external clock inputs, 5 internal clock inputs, and 2 multi-purpose input/output signals which can be configured by the user. Each channel

drives an internal interrupt signal which can be programmed to generate processor interrupts via the AIC (Advanced Interrupt Controller).

The Timer Counter block has two global registers which act upon all three TC channels. The Block Control Register allows the three channels to be started simultaneously with the same instruction. The Block Mode Register defines the external clock inputs for each Timer Counter channel, allowing them to be chained.

Figure 41. TC Block Diagram



Signal Name Description

Channel Signal	Description
XC0, XC1, XC2	External Clock Inputs
TIOA	Capture Mode: General purpose input Waveform Mode: General purpose output
TIOB	Capture Mode: General purpose input Waveform Mode: General purpose input/output
INT	Interrupt signal output
SYNC	Synchronization input signal
Block Signals	Description
TCLK0, TCLK1, TCLK2	External Clock Inputs
TIOA0	TIOA signal for Channel 0
TIOB0	TIOB signal for Channel 0
TIOA1	TIOA signal for Channel 1
TIOB1	TIOB signal for Channel 1
TIOA2	TIOA signal for Channel 2
TIOB2	TIOB signal for Channel 2

Note: After a hardware reset, the Timer Counter block pins are controlled by the PIO Controller. They must be configured to be controlled by the peripheral before being used.

Timer Counter Description

The three Timer Counter channels are independent and identical in operation. The registers for channel programming are listed in Table 11.

Counter

Each Timer Counter channel is organized around a 16-bit counter. The value of the counter is incremented at each positive edge of the selected clock. When the counter has reached the value 0xFFFF and passes to 0x0000, an overflow occurs and the bit COVFS in TC_SR (Status Register) is set.

The current value of the counter is accessible in real time by reading TC_CV. The counter can be reset by a trigger. In this case, the counter value passes to 0x0000 on the next valid edge of the selected clock.

Clock Selection

At block level, input clock signals of each channel can either be connected to the external inputs TCLK0, TCLK1 or TCLK2, or be connected to the configurable I/O signals TIOA0, TIOA1 or TIOA2 for chaining by programming the TC_BMR (Block Mode).

Each channel can independently select an internal or external clock source for its counter:


- Internal clock signals: MCKI/2, MCKI/8, MCKI/32, MCKI/128, MCKI/1024
- External clock signals: XC0, XC1 or XC2

The selected clock can be inverted with the CLKI bit in TC_CMR (Channel Mode). This allows counting on the opposite edges of the clock.

The burst function allows the clock to be validated when an external signal is high. The BURST parameter in the Mode Register defines this signal (none, XC0, XC1, XC2).

Note: In all cases, if an external clock is used, the duration of each of its levels must be longer than the system clock (MCKI) period. The external clock frequency must be at least 2.5 times lower than the system clock (MCKI).

Figure 42. Clock Selection








Clock Control

The clock of each counter can be controlled in two different ways: it can be enabled/disabled and started/stopped.

- The clock can be enabled or disabled by the user with the CLKEN and the CLKDIS commands in the Control Register. In Capture Mode it can be disabled by an RB load event if LDBDIS is set to 1 in TC_CMR. In Waveform Mode, it can be disabled by an RC Compare event if CPCDIS is set to 1 in TC_CMR. When disabled, the start or the stop actions have no effect: only a CLKEN command in the Control Register can re-enable the clock. When the clock is enabled, the CLKSTA bit is set in the Status Register.
- The clock can also be started or stopped: a trigger (software, synchro, external or compare) always starts the clock. The clock can be stopped by an RB load event in Capture Mode (LDBSTOP = 1 in TC_CMR) or a RC compare event in Waveform Mode (CPCSTOP = 1 in TC_CMR). The start and the stop commands have effect only if the clock is enabled.

Figure 43. Clock Control



Timer Counter Operating Modes

Each Timer Counter channel can independently operate in two different modes:

- Capture Mode allows measurement on signals
- Waveform Mode allows wave generation

The Timer Counter Operating Mode is programmed with the WAVE bit in the TC Mode Register. In Capture Mode, TIOA and TIOB are configured as inputs. In Waveform Mode, TIOA is always configured to be an output and TIOB is an output if it is not selected to be the external trigger.

Trigger

A trigger resets the counter and starts the counter clock. Three types of triggers are common to both modes, and a fourth external trigger is available to each mode.

The following triggers are common to both modes:

- Software Trigger: Each channel has a software trigger, available by setting SWTRG in TC_CCR.
- SYNC: Each channel has a synchronization signal SYNC. When asserted, this signal has the same effect as a software trigger. The SYNC signals of all channels are asserted simultaneously by writing TC_BCR (Block Control) with SYNC set.
- Compare RC Trigger: RC is implemented in each channel and can provide a trigger when the counter value matches the RC value if CPCTRG is set in TC CMR.

The Timer Counter channel can also be configured to have an external trigger. In Capture Mode, the external trigger signal can be selected between TIOA and TIOB. In Waveform Mode, an external event can be programmed on one of the following signals: TIOB, XC0, XC1 or XC2. This external event can then be programmed to perform a trigger by setting ENETRG in TC_CMR.

If an external trigger is used, the duration of the pulses must be longer than the system clock (MCKI) period in order to be detected.

Whatever the trigger used, it will be taken into account at the following active edge of the selected clock. This means that the counter value may not read zero just after a trigger, especially when a low frequency signal is selected as the clock.

Capture Operating Mode

This mode is entered by clearing the WAVE parameter in TC_CMR (Channel Mode Register). Capture Mode allows the TC Channel to perform measurements such as pulse timing, frequency, period, duty cycle and phase on TIOA and TIOB signals which are inputs.

Figure 44 shows the configuration of the TC Channel when programmed in Capture Mode.

Capture Registers A and B (RA and RB)

Registers A and B are used as capture registers. This means that they can be loaded with the counter value when a programmable event occurs on the signal TIOA.

The parameter LDRA in TC_CMR defines the TIOA edge for the loading of register A, and the parameter LDRB defines the TIOA edge for the loading of Register B.

RA is loaded only if it has not been loaded since the last trigger or if RB has been loaded since the last loading of RA.

RB is loaded only if RA has been loaded since the last trigger or the last loading of RB.

Loading RA or RB before the read of the last value loaded sets the Overrun Error Flag (LOVRS) in TC_SR (Status Register). In this case, the old value is overwritten.

Trigger Conditions

In addition to the SYNC signal, the software trigger and the RC compare trigger, an external trigger can be defined.

Bit ABETRG in TC_CMR selects input signal TIOA or TIOB as an external trigger. Parameter ETRGEDG defines the edge (rising, falling or both) detected to generate an external trigger. If ETRGEDG = 0 (none), the external trigger is disabled.

Status Register

The following bits in the status register are significant in Capture Operating Mode.

· CPCS: RC Compare Status

There has been an RC Compare match at least once since the last read of the status

COVFS: Counter Overflow Status

The counter has attempted to count past \$FFFF since the last read of the status

· LOVRS: Load Overrun Status

RA or RB has been loaded at least twice without any read of the corresponding register, since the last read of the status

· LDRAS: Load RA Status

RA has been loaded at least once without any read, since the last read of the status

LDRBS: Load RB Status


RB has been loaded at least once without any read, since the last read of the status

ETRGS: External Trigger Status

An external trigger on TIOA or TIOB has been detected since the last read of the status







Waveform Operating Mode

This mode is entered by setting the WAVE parameter in TC_CMR (Channel Mode Register).

Waveform Operating Mode allows the TC Channel to generate 1 or 2 PWM signals with the same frequency and independently programmable duty cycles, or to generate different types of one-shot or repetitive pulses.

In this mode, TIOA is configured as output and TIOB is defined as output if it is not used as an external event (EEVT parameter in TC CMR).

Figure 45 shows the configuration of the TC Channel when programmed in Waveform Operating Mode.

Compare Register A, B and C (RA, RB, and RC)

In Waveform Operating Mode, RA, RB and RC are all used as compare registers.

RA Compare is used to control the TIOA output. RB Compare is used to control the TIOB (if configured as output). RC Compare can be programmed to control TIOA and/or TIOB outputs.

RC Compare can also stop the counter clock (CPCSTOP = 1 in TC_CMR) and/or disable the counter clock (CPCDIS = 1 in TC_CMR).

As in Capture Mode, RC Compare can also generate a trigger if CPCTRG = 1. A trigger resets the counter so RC can control the period of PWM waveforms.

External Event/Trigger Conditions

An external event can be programmed to be detected on one of the clock sources (XC0, XC1, XC2) or TIOB. The external event selected can then be used as a trigger.

The parameter EEVT in TC_CMR selects the external trigger. The parameter EEVTEDG defines the trigger edge for each of the possible external triggers (rising, falling or both). If EEVTEDG is cleared (none), no external event is defined.

If TIOB is defined as an external event signal (EEVT = 0), TIOB is no longer used as output and the TC channel can only generate a waveform on TIOA.

When an external event is defined, it can be used as a trigger by setting bit ENETRG in TC_CMR.

As in Capture Mode, the SYNC signal, the software trigger and the RC compare trigger are also available as triggers.

Output Controller

The output controller defines the output level changes on TIOA and TIOB following an event. TIOB control is used only if TIOB is defined as output (not as an external event).

The following events control TIOA and TIOB: software trigger, external event and RC compare. RA compare controls TIOA and RB compare controls TIOB. Each of these events can be programmed to set, clear or toggle the output as defined in the corresponding parameter in TC CMR.

The tables below show which parameter in TC_CMR is used to define the effect of each event.

Parameter	TIOA Event
ASWTRG	Software trigger
AEEVT	External event
ACPC	RC compare
ACPA	RA compare

Parameter	TIOB Event
BSWTRG	Software trigger
BEEVT	External event
BCPC	RC compare
ВСРВ	RB compare

If two or more events occur at the same time, the priority level is defined as follows:


- 1. Software trigger
- 2. External event
- 3. RC compare
- 4. RA or RB compare

Status

The following bits in the status register are significant in Waveform Mode:

- CPAS: RA Compare Status
 - there has been a RA Compare match at least once since the last read of the status
- · CPBS: RB Compare Status
 - there has been a RB Compare match at least once since the last read of the status
- CPCS: RC Compare Status
 - there has been a RC Compare match at least once since the last read of the status
- · COVFS: Counter Overflow
 - Counter has attempted to count past \$FFFF since the last read of the status
- · ETRGS: External Trigger
 - External trigger has been detected since the last read of the status







TC User Interface

TC Base Address: 0xFFFE0000

Table 10. TC Global Memory Map

Offset	Channel/Register	Name	Access	Reset State	
0x00	TC Channel 0	See Table 11			
0x40	TC Channel 1	See Table 11			
0x80	TC Channel 2	See Table 11			
0xC0	TC Block Control Register	TC_BCR	Write only		
0xC4	TC Block Mode Register	TC_BMR	Read/Write	0	

TC_BCR (Block Control Register) and TC_BMR (Block Mode Register) control the TC block. TC Channels are controlled by the registers listed in Table 11. The offset of each of the Channel registers in Table 11 is in relation to the offset of the corresponding channel as mentioned in Table 10.

Table 11. TC Channel Memory Map

Offset	Register	Name	Access	Reset State
0x00	Channel Control Register	TC_CCR	Write only	
0x04	Channel Mode Register	TC_CMR	Read/Write	0
0x08	Reserved			
0x0C	Reserved			
0x10	Counter Value	TC_CV	Read/Write	0
0x14	Register A	TC_RA	Read/Write ⁽¹⁾	0
0x18	Register B	TC_RB	Read/Write ⁽¹⁾	0
0x1C	Register C	TC_RC	Read/Write	0
0x20	Status Register	TC_SR	Read only	
0x24	Interrupt Enable Register	TC_IER	Write only	
0x28	Interrupt Disable Register	TC_IDR	Write only	
0x2C	Interrupt Mask Register	TC_IMR	Read only	0

Note: 1. Read only if WAVE = 0





TC Block Control Register

Register Name: TC_BCR
Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
							SYNC

• SYNC: Synchro Command

0 = No effect.

^{1 =} Asserts the SYNC signal which generates a software trigger simultaneously for each of the channels.

TC Block Mode Register

Register Name: TC_BMR **Access Type:** Read/Write

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
		TC2	TC2XC2S		C1S	TC0>	(C0S

• TC0XC0S: External Clock Signal 0 Selection

TC0>	(COS	Signal Connected to XC0
0	0	TCLK0
0	1	none
1	0	TIOA1
1	1	TIOA2

• TC1XC1S: External Clock Signal 1 Selection

TC1)	(C1S	Signal Connected to XC1
0	0	TCLK1
0	1	none
1	0	TIOA0
1	1	TIOA2

• TC2XC2S: External Clock Signal 2 Selection

TC2	C2S	Signal Connected to XC2
0	0	TCLK2
0	1	none
1	0	TIOA0
1	1	TIOA1





TC Channel Control Register

Register Name: TC_CCR
Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
					SWTRG	CLKDIS	CLKEN

• CLKEN: Counter Clock Enable Command

0 = No effect.

1 = Enables the clock if CLKDIS is not 1.

CLKDIS: Counter Clock Disable Command

0 = No effect.

1 = Disables the clock.

• SWTRG: Software Trigger Command

0 = No effect

1 = A software trigger is performed: the counter is reset and clock is started.

TC Channel Mode Register: Capture Mode

Register Name: TC_CMR **Access Type:** Read/Write

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
				LD	RB	LD	RA
15	14	13	12	11	10	9	8
WAVE=0	CPCTRG				ABETRG	ETR	GEDG
7	6	5	4	3	2	1	0
LDBDIS	LDBSTOP	BURST		CLKI		TCCLKS	

• TCCLKS: Clock Selection

1	TCCLKS		Clock Selected
0	0	0	MCKI/2
0	0	1	MCKI/8
0	1	0	MCKI/32
0	1	1	MCKI/128
1	0	0	MCKI/1024
1	0	1	XC0
1	1	0	XC1
1	1	1	XC2

CLKI: Clock Invert

0 = Counter is incremented on rising edge of the clock.

1 = Counter is incremented on falling edge of the clock.

• BURST: Burst Signal Selection

BUI	RST	
0	0	The clock is not gated by an external signal.
0	1	XC0 is ANDed with the selected clock.
1	0	XC1 is ANDed with the selected clock.
1	1	XC2 is ANDed with the selected clock.

LDBSTOP: Counter Clock Stopped with RB Loading

0 = Counter clock is not stopped when RB loading occurs.

1 = Counter clock is stopped when RB loading occurs.

• LDBDIS: Counter Clock Disable with RB Loading

0 = Counter clock is not disabled when RB loading occurs.

1 = Counter clock is disabled when RB loading occurs.





ETRGEDG: External Trigger Edge Selection

ETRO	SEDG	Edge
0	0	none
0	1	rising edge
1	0	falling edge
1	1	each edge

ABETRG: TIOA or TIOB External Trigger Selection

0 = TIOB is used as an external trigger.

1 = TIOA is used as an external trigger.

CPCTRG: RC Compare Trigger Enable

0 = RC Compare has no effect on the counter and its clock.

1 = RC Compare resets the counter and starts the counter clock.

WAVE = 0

0 = Capture Mode is enabled.1 = Capture Mode is disabled (Waveform Mode is enabled).

LDRA: RA Loading Selection

LDRA		Edge
0	0	none
0	1	rising edge of TIOA
1	0	falling edge of TIOA
1	1	each edge of TIOA

LDRB: RB Loading Selection

LD	RB	Edge	
0	0	none	
0	1	rising edge of TIOA	
1	0	falling edge of TIOA	
1	1	each edge of TIOA	

TC Channel Mode Register: Waveform Mode

TC CMR **Register Name:** Access Type: Read/Write

31	30	29	28	27	26	25	24
BSW	/TRG	BI	EEVT	BCF	PC	ВС	PB
23	22	21	20	19	18	17	16
ASW	/TRG	Al	EEVT	ACF	PC .	AC	CPA
15	14	13	12	11	10	9	8
WAVE=1	CPCTRG		ENETRG	EE/	√T	EEV	TEDG
7	6	5	4	3	2	1	0
CPCDIS	CPCSTOP	Bl	JRST	CLKI		TCCLKS	

TCCLKS: Clock Selection

1	TCCLKS		Clock Selected
0	0	0	MCKI/2
0	0	1	MCKI/8
0	1	0	MCKI/32
0	1	1	MCKI/128
1	0	0	MCKI/1024
1	0	1	XC0
1	1	0	XC1
1	1	1	XC2

CLKI: Clock Invert

0 = Counter is incremented on rising edge of the clock.1 = Counter is incremented on falling edge of the clock.

• BURST: Burst Signal Selection

BURST		
0	0	The clock is not gated by an external signal.
0	1	XC0 is ANDed with the selected clock.
1	0	XC1 is ANDed with the selected clock.
1	1	XC2 is ANDed with the selected clock.

CPCSTOP: Counter Clock Stopped with RC Compare

0 = Counter clock is not stopped when counter reaches RC. 1 = Counter clock is stopped when counter reaches RC.

CPCDIS: Counter Clock Disable with RC Compare

0 = Counter clock is not disabled when counter reaches RC.

1 = Counter clock is disabled when counter reaches RC.



EEVTEDG: External Event Edge Selection

EEVI	ΓEDG	Edge
0	0	none
0	1	rising edge
1	0	falling edge
1	1	each edge

EEVT: External Event Selection

EE	VT	Signal selected as external event	TIOB Direction
0	0	TIOB	input ⁽¹⁾
0	1	XC0	output
1	0	XC1	output
1	1	XC2	output

1. If TIOB is chosen as the external event signal, it is configured as an input and no longer generates waveforms.

ENETRG: External Event Trigger Enable

0 = The external event has no effect on the counter and its clock. In this case, the selected external event only controls the TIOA output.

1 = The external event resets the counter and starts the counter clock.

CPCTRG: RC Compare Trigger Enable

0 = RC Compare has no effect on the counter and its clock.1 = RC Compare resets the counter and starts the counter clock.

WAVE = 1

0 = Waveform Mode is disabled (Capture Mode is enabled).

1 = Waveform Mode is enabled.

ACPA: RA Compare Effect on TIOA

AC	PA	Effect
0	0	none
0	1	set
1	0	clear
1	1	toggle

ACPC: RC Compare Effect on TIOA

AC	PC	Effect
0	0	none
0	1	set
1	0	clear
1	1	toggle

AEEVT: External Event Effect on TIOA

AEI	EVT	Effect
0	0	none
0	1	set
1	0	clear
1	1	toggle

ASWTRG: Software Trigger Effect on TIOA

ASW	TRG	Effect
0	0	none
0	1	set
1	0	clear
1	1	toggle

BCPB: RB Compare Effect on TIOB

ВСРЕ	3	Effect			
0	0	none			
0	1	set			
1	0	clear			
1	1	toggle			

BCPC: RC Compare Effect on TIOB

ВСРС	;	Effect		
0	0	none		
0	1	set		
1	0	clear		
1	1	toggle		

• BEEVT: External Event Effect on TIOB

BEEV	T	Effect		
0	0	none		
0	1	set		
1	0	clear		
1	1	toggle		

BSWTRG: Software Trigger Effect on TIOB

BSW	ΓRG	Effect
0	0	none
0	1	set
1	0	clear
1	1	toggle



TC Counter Value Register

Register Name: TC_CVR **Access Type:** Read only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
			С	V			
7	6	5	4	3	2	1	0
			С	V			

• CV: Counter Value

CV contains the counter value in real time.

TC Register A

Register Name: TC_RA

Access Type: Read only if WAVE = 0, Read/Write if WAVE = 1

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
			R	A			
7	6	5	4	3	2	1	0
			R	A			

• RA: Register A

RA contains the Register A value in real time.

TC Register B

Register Name: TC_RB

Access Type: Read only if WAVE = 0, Read/Write if WAVE = 1

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
			R	В			
7	6	5	4	3	2	1	0
	_		R	В		_	

• RB: Register B

RB contains the Register B value in real time.

TC Register C

Register Name: TC_RC **Access Type:** Read/Write

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
			R	С			
7	6	5	4	3	2	1	0
			R	C			

• RC: Register C

RC contains the Register C value in real time.





TC Status Register

Register Name: TC_SR
Access Type: Read/Write

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
					MTIOB	MTIOA	CLKSTA
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

COVFS: Counter Overflow Status

0 = No counter overflow has occurred since the last read of the Status Register.

1 = A counter overflow has occurred since the last read of the Status Register.

LOVRS: Load Overrun Status

0 = Load overrun has not occurred since the last read of the Status Register or WAVE = 1.

1 = RA or RB have been loaded at least twice without any read of the corresponding register since the last read of the Status Register, if WAVE = 0.

CPAS: RA Compare Status

0 = RA Compare has not occurred since the last read of the Status Register or WAVE = 0.

1 = RA Compare has occurred since the last read of the Status Register, if WAVE = 1.

CPBS: RB Compare Status

0 = RB Compare has not occurred since the last read of the Status Register or WAVE = 0.

1 = RB Compare has occurred since the last read of the Status Register, if WAVE = 1.

CPCS: RC Compare Status

0 = RC Compare has not occurred since the last read of the Status Register.

1 = RC Compare has occurred since the last read of the Status Register.

LDRAS: RA Loading Status

0 = RA Load has not occurred since the last read of the Status Register or WAVE = 1.

1 = RA Load has occurred since the last read of the Status Register, if WAVE = 0.

LDRBS: RB Loading Status

0 = RB Load has not occurred since the last read of the Status Register or WAVE = 1.

1 = RB Load has occurred since the last read of the Status Register, if WAVE = 0.

• ETRGS: External Trigger Status

0 = External trigger has not occurred since the last read of the Status Register.

1 = External trigger has occurred since the last read of the Status Register.

CLKSTA: Clock Enabling Status

0 = Clock is disabled.

1 = Clock is enabled.

MTIOA: TIOA Mirror

0 = TIOA is low. If WAVE = 0, this means that TIOA pin is low. If WAVE = 1, this means that TIOA is driven low. 1 = TIOA is high. If WAVE = 0, this means that TIOA pin is high. If WAVE = 1, this means that TIOA is driven high.

MTIOB: TIOB Mirror

0 = TIOB is low. If WAVE = 0, this means that TIOB pin is low. If WAVE = 1, this means that TIOB is driven low.

1 = TIOB is high. If WAVE = 0, this means that TIOB pin is high. If WAVE = 1, this means that TIOB is driven high.

TC Interrupt Enable Register

Register Name: TC_IER
Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

COVFS: Counter Overflow

0 = No effect.

1 = Enables the Counter Overflow Interrupt.

LOVRS: Load Overrun

0 = No effect.

1: Enables the Load Overrun Interrupt.

• CPAS: RA Compare

0 = No effect.

1 = Enables the RA Compare Interrupt.

CPBS: RB Compare

0 = No effect.

1 = Enables the RB Compare Interrupt.

• CPCS: RC Compare

0 = No effect.

1 = Enables the RC Compare Interrupt.

• LDRAS: RA Loading

0 = No effect.

1 = Enables the RA Load Interrupt.

LDRBS: RB Loading

0 = No effect.

1 = Enables the RB Load Interrupt.

• ETRGS: External Trigger

0 = No effect.

1 = Enables the External Trigger Interrupt.





TC Interrupt Disable Register

Register Name: TC_IDR
Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

COVFS: Counter Overflow

0 = No effect.

1 = Disables the Counter Overflow Interrupt.

LOVRS: Load Overrun

0 = No effect.

1 = Disables the Load Overrun Interrupt (if WAVE = 0).

CPAS: RA Compare

0 = No effect.

1 = Disables the RA Compare Interrupt (if WAVE = 1).

• CPBS: RB Compare

0 = No effect.

1 = Disables the RB Compare Interrupt (if WAVE = 1).

CPCS: RC Compare

0 = No effect.

1 = Disables the RC Compare Interrupt.

LDRAS: RA Loading

0 = No effect.

1 = Disables the RA Load Interrupt (if WAVE = 0).

LDRBS: RB Loading

0 = No effect.

1 = Disables the RB Load Interrupt (if WAVE = 0).

• ETRGS: External Trigger

0 = No effect.

1 = Disables the External Trigger Interrupt.

TC Interrupt Mask Register

Register Name: TC_IMR
Access Type: Read only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

COVFS: Counter Overflow

0 = The Counter Overflow Interrupt is disabled.

1 = The Counter Overflow Interrupt is enabled.

LOVRS: Load Overrun

0 = The Load Overrun Interrupt is disabled.

1 = The Load Overrun Interrupt is enabled.

CPAS: RA Compare

0 = The RA Compare Interrupt is disabled.

1 = The RA Compare Interrupt is enabled.

• CPBS: RB Compare

0 = The RB Compare Interrupt is disabled.

1 = The RB Compare Interrupt is enabled.

CPCS: RC Compare

0 = The RC Compare Interrupt is disabled.

1 = The RC Compare Interrupt is enabled.

LDRAS: RA Loading

0 = The Load RA Interrupt is disabled.

1 = The Load RA Interrupt is enabled.

LDRBS: RB Loading

0 = The Load RB Interrupt is disabled.

1 = The Load RB Interrupt is enabled.

• ETRGS: External Trigger

0 = The External Trigger Interrupt is disabled.

1 = The External Trigger Interrupt is enabled.



WD: Watchdog Timer


The AT91M40400 has an internal watchdog timer which can be used to prevent system lock-up if the software becomes trapped in a deadlock. In normal operation the user reloads the watchdog at regular intervals before the timer overflow occurs. If an overflow does occur, the watchdog timer generates one or a combination of the following signals, depending on the parameters in WD_OMR (Overflow Mode Register):

- If RSTEN is set, an internal reset is generated (WD_RESET as shown in Figure 46). See also Watchdog Reset on page 8.
- If IRQEN is set, a pulse is generated on the signal WDIRQ which is connected to the Advanced Interrupt Controller
- If EXTEN is set, a low level is driven on the NWDOVF signal for a duration of 8 MCKI cycles.

Figure 46. Watchdog Timer Block Diagram

The watchdog timer has a 16-bit down counter. Bits 12-15 of the value loaded when the watchdog is restarted are programmable using the HPVC parameter in WD_CMR (Clock Mode). Four clock sources are available to the watchdog counter: MCKI/8, MCKI/32, MCKI/128 or MCKI/1024. The selection is made using the WDCLKS parameter in WD_CMR. This provides a programmable time-out period of 1ms to 2s with a 33 MHz system clock.

All write accesses are protected by control access keys to help prevent corruption of the watchdog should an error condition occur. To update the contents of the mode and control registers it is necessary to write the correct bit pattern to the control access key bits at the same time as the control bits are written (the same write access).



WD User Interface

WD Base Address: 0xFFFF8000

Table 12. WD Memory Map

Offset	Register	Name	Access	Reset State
0x00	Overflow Mode Register	WD_OMR Read/Write		0
0x04	Clock Mode Register	WD_CMR	Read/Write	0
0x08	Control Register	WD_CR	Write only	
0x0C	Status Register	WD_SR	Read only	0

WD Overflow Mode Register

Name: WD OMR Access: Read/Write

Reset Value: 0

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
			OK	ΈΥ			
7	6	5	4	3	2	1	0
	OKEY				IRQEN	RSTEN	WDEN

WDEN: Watch Dog Enable

0 = Watch Dog is disabled and does not generate any signals.

1 = Watch Dog is enabled and generates enabled signals.

RSTEN: Reset Enable

0 = Generation of an internal reset by the Watch Dog is disabled.

1 = When overflow occurs, the Watch Dog generates an internal reset.

IRQEN: Interrupt Enable

0 = Generation of an interrupt by the Watch Dog is disabled.

1 = When overflow occurs, the Watch Dog generates an interrupt.

EXTEN: External Signal Enable

0 = Generation of a pulse on the pin NWDOVF by the Watch Dog is disabled.

1 = When an overflow occurs, a pulse on the pin NWDOVF is generated.

OKEY: Overflow Access Key

Used only when writing WD_OMR. OKEY is read as 0. 0x234 = Write access in WD_OMR is allowed.

Other value = Write access in WD_OMR is prohibited.





WD Clock Mode Register

WD_CMR Name: Read/Write Access:

Reset Value: 0

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
			CK	EY			
7	6	5	4	3	2	1	0
CKEY			HPCV			WDC	CLKS

WDCLKS: Clock Selection

WDC	LKS	Clock Selected			
0	0	MCKI/8			
0	1	MCKI/32			
1	0	MCKI/128			
1	1	MCKI/1024			

HPCV: High Preload Counter Value

Counter is preloaded when watchdog counter is restarted with bits 0 to 11 set (FFF) and bits 12 to 15 equaling HPCV.

CKEY: Clock Access Key

Used only when writing WD_CMR. CKEY is read as 0. 0x06E: Write access in WD_CMR is allowed. Other value: Write access in WD_CMR is prohibited.

WD Control Register

Name: WD_CR Access: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
			RST	KEY			
7	6	5	4	3	2	1	0
	RSTKEY						

RSTKEY: Restart Key

0xC071 = Watch Dog counter is restarted. Other value = No effect.

WD Status Register

Name: WD_SR Access: Read only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
						-	
15	14	13	12	11	10	9	8
==						-	
7	6	5	4	3	2	1	0
							WDOVF

WDOVF: Watchdog Overflow

0 = No watchdog overflow.

1 = A watchdog overflow has occurred since the last restart of the watchdog counter or since internal or external reset.





WD Enabling Sequence

To enable the Watchdog Timer the sequence is as follows:

1. Disable the Watchdog by clearing the bit WDEN:

Write 0x2340 to WD_OMR

This step is unnecessary if the WD is already disabled (reset state).

2. Initialize the WD Clock Mode Register:

Write 0x373C to WD_CMR (HPCV = 15 and WDCLKS = MCK/8)

3. Restart the timer:

Write 0xC071 to WD_CR

4. Enable the watchdog:

Write 0x2345 to WD_OMR (interrupt enabled)

PS: Power Saving

The AT91M40400 Power Saving module provides a low-power Idle Mode. In Idle Mode, the CPU clock is deactivated while all on-chip peripherals and the RAM remain active. The contents of the on-chip RAM and all the special function registers remain unchanged during this mode. The Idle Mode can be terminated by any enabled interrupt or by a hardware Reset.

PS User Interface

Base Address: 0xFFFF4000

Table 13. Power Saving Memory Map

Offset	Register	Name	Access	Reset State
0x00	Control Register	PS_CR	Write only	0

PS Control Register

Name: PS_CR Access Type: Write only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
							CPU

CPU: CPU Clock Disable

0 = No effect.

1 = Disables the CPU clock.

The CPU clock is re-enabled by any enabled interrupt or by a hardware Reset.





SF: Special Function

The AT91M40400 provides registers which implement the following special functions.

- · Chip identification
- RESET status
- Protect Mode (see Protect Mode on page 37)

SF User Interface

Chip ID Base Address = 0xFFF00000

Table 14. SF Memory Map

	-			
Offset	Register	Name	Access	Reset State
0x00	Chip ID Register	SF_CIDR	Read only	Hardwired
0x04	Chip ID Extension Register	SF_EXID	Read only	Hardwired
80x0	Reset Status Register	SF_RSR	Read only	See register description
0x0C	Reserved			
0x10	Reserved			
0x14	Reserved			
0x18	Protect Mode Register	SF_PMR	Read/Write	0x0

Chip ID Register

Register Name: SF_CIDR **Access Type:** Read only

31	30	29	28	27	26	25	24
EXT		NVPTYP			AR	CH	
23	22	21	20	19	18	17	16
	AR	СН			VD	SIZ	
15	14	13	12	11	10	9	8
	NVD	SIZ			NVF	PSIZ	
7	6	5	4	3	2	1	0
0	1	0			VERSION		

- VERSION: Version of the chip
 - This value is incremented by one with each new version of the chip (from zero to a maximum value of 31).
- NVPSIZ: Non Volatile Program Memory Size

	NVF	PSIZ	Size	
0	0	0	0	None
0	0	1	1	32K bytes
0	1	0	1	64K bytes
0	1	1	1	128K bytes
1	0	0	1	256K bytes
Others			Reserved	

• NVDSIZ: Non Volatile Data Memory Size

	NVE	SIZ	Size	
0	0	0	0	None
	Oth	ers		Reserved

VDSIZ: Volatile Data Memory Size

	VD	SIZ	Size	
0	0	0	0	None
0	0	0	1	1K bytes
0	0	1	0	2K bytes
0	1	0	0	4K bytes
1	0	0	0	8K bytes
	Oth	ers	Reserved	

• ARCH: Chip Architecture

Code of Architecture: Two BCD digits.

0100 0000	AT91x40yyy
-----------	------------

• NVPTYP: Non Volatile Program Memory Type

NVPTYP		ı	Туре	
0	0	0	Reserved	
0	0	1	'M' Series (Mask ROM or ROM less)	
0	1	0	'C' Series (Programmable Flash through Parallel Port)	
0	1	1	'S' Series (Programmable Flash through Serial Port)	
1	х	Х	Reserved	

• EXT: Extension Flag

0 = Chip ID has a single register definition without extensions

1 = An extended Chip ID exists (to be defined in the future).

Chip ID Extension Register

Register Name: SF_EXID Access Type: Read only

This register is reserved for future use. It will be defined when needed.





Reset Status Register

Register Name: SF RSR **Access Type:** Read only

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
	RESET						

RESET: Reset Status Information

This field indicates whether the reset was demanded by the external system (via NRST) or by the Watchdog internal reset request.

Reset	Cause of Reset		
0x6C	External Pin		
0x53	Internal Watchdog		

SF Protect Mode Register

Register Name: SF_PMR **Access Type:** Read/Write

Reset Value:

31	30	29	28	27	26	25	24
			PMR	RKEY			
23	22	21	20	19	18	17	16
			PMR	RKEY			
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
		AIC					

PMRKEY: Protect Mode Register Key

Used only when writing SF_PMR. PMRKEY is reads 0. 0x27A8: Write access in SF_PMR is allowed. Other value: Write access in SF_PMR is prohibited.

AIC: AIC Protect Mode Enable

0 = The Advanced Interrupt Controller runs in Normal Mode. 1 = The Advanced Interrupt Controller runs in Protect Mode.

See Protect Mode on page 37.

Document Revision History

Table 15. Revision History

Revision	Date	Changes
Α	June 1997	
В	June 1998	Major changes to Revision A.
С	Feb 1999	Minor changes to Revision B. All changes are marked with a change bar. They are as follows: <u>EBI</u> : Added more detailed description of External Wait (page 16). <u>AIC</u> : Added section describing new Spurious Interrupt handling (page 37) and new Protect Mode (page 37) and corresponding registers (pages 47 and 114 respectively). <u>USART</u> : Expanded Transmit Break description and modified Receive Break description (page 69).





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (44) 1276-686-677
FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Åtmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset

Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

> Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309



© Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ARM, Thumb and ARM Powered are registered trademarks of ARM Limited. ARM7TDMI is a trademark of ARM Ltd. Marks bearing $^{\$}$ and/or $^{\intercal}$ are registered trademarks and trademarks of Atmel Corporation. Terms and product names in this document may be trademarks of others.

