

# Project 2: RISC-V Simulator

## 1. Description

The goal of this project is to write a simulator program that simulates the RISC-V microarchitecture (single cycle execution). You need to model the basic operations of the RISC-V microarchitecture, such as fetching instructions from the instruction memory, decoding instructions, executing the proper arithmetic operations, reading data from the register file or the data memory, and determining the address of the next instructions. Your simulator will read an executable file (e.g., runme.hex) that contains several instructions represented in hexadecimal.

The simulator should have two modes: debug and run mode. In the debug mode, the simulator will show the clock cycles, PC, and register values after executing an instruction every cycle. In the run mode, your simulator will run the given executable file and show the clock cycles, PC, and register values at the end of the simulation.

You can download a zip file (comp0411proj2.zip) that includes skeleton code (riscv\_sim.c) and several executable files (addi\_test.hex, add\_test.hex, arithmetic\_test, jal\_test.hex, jalr\_test.hex, beq\_test.hex, sw\_lw\_test.hex, logical\_test, and runme.hex) from the project section of the LMS. You can use the skeleton code to write your simulator program. The files named “(\*\_test.hex)” will be useful for testing your simulator to ensure that it can execute the individual instruction correctly.

Please upload the “[riscv\\_sim.c](#)” file and a “[report](#)” to the LMS. In the report, you need to explain your code briefly.

## 2. Instruction you must simulate

add, addi, sub, subi, and, or, xor, andi, ori, xori, jal, jalr, lw, sw, beq

## 3. How to run

```
./riscv_sim ./runme.hex 0 // debug mode
```

```
./riscv_sim ./runme.hex 1 // run mode
```

## 4. Expected output of your simulator

### a. Debug mode

\* All numbers are decimal number

```
$/riscv_sim runme.hex 0
```

```
-----  
Clock cycles = 1  
PC          = ?
```

```
x0   = 0  
x1   = 0  
x2   = ?  
x3   = 0  
x4   = ?  
x5   = 0  
x6   = 0  
x7   = 0  
x8   = ?  
x9   = 0  
x10  = ?  
x11  = 0  
x12  = 0  
x13  = 0  
x14  = 0  
x15  = 0  
x16  = 0  
x17  = 0  
x18  = 0  
x19  = 0  
x20  = 0  
x21  = 0  
x22  = 0  
x23  = 0  
x24  = 0  
x25  = 0  
x26  = 0  
x27  = 0  
x28  = 0  
x29  = ?  
x30  = 0  
x31  = ?
```

```
-----  
Clock cycles = 2  
PC          = ?
```

```
x0   = 0  
x1   = 0  
x2   = ?  
x3   = 0  
x4   = ?  
x5   = 0  
x6   = 0  
x7   = 0  
x8   = ?  
x9   = 0  
x10  = ?
```

```
x11 = 0
x12 = 0
x13 = 0
x14 = 0
x15 = 0
x16 = 0
x17 = 0
x18 = 0
x19 = 0
x20 = 0
x21 = 0
x22 = 0
x23 = 0
x24 = 0
x25 = 0
x26 = 0
x27 = 0
x28 = 0
x29 = ?
x30 = 0
x31 = ?
```

```
-----
Clock cycles = 3
PC           = ?
```

```
x0  = 0
x1  = ?
x2  = ?
x3  = 0
x4  = ?
x5  = 0
x6  = 0
x7  = 0
x8  = ?
x9  = 0
x10 = ?
x11 = 0
x12 = 0
x13 = 0
x14 = 0
x15 = 0
x16 = 0
x17 = 0
x18 = 0
x19 = 0
x20 = 0
x21 = 0
x22 = 0
x23 = 0
x24 = 0
x25 = 0
x26 = 0
x27 = 0
x28 = 0
x29 = ?
x30 = 0
x31 = ?
```

```
..... •
```

## b. run mode

\* clock cycle is decimal number

```
$/riscv_sim runme.hex 1
```

```
Clock cycles = ?
```

```
PC           = ?
```

```
x0    = 0
```

```
x1    = 12
```

```
x2    = 800
```

```
x3    = 0
```

```
x4    = 0
```

```
x5    = 0
```

```
x6    = 45
```

```
x7    = 0
```

```
x8    = 0
```

```
x9    = 10
```

```
x10   = 55
```

```
x11   = 0
```

```
x12   = 0
```

```
x13   = 0
```

```
x14   = 0
```

```
x15   = 0
```

```
x16   = 0
```

```
x17   = 0
```

```
x18   = 0
```

```
x19   = 0
```

```
x20   = 0
```

```
x21   = 0
```

```
x22   = 0
```

```
x23   = 0
```

```
x24   = 0
```

```
x25   = 0
```

```
x26   = 0
```

```
x27   = 0
```

```
x28   = 0
```

```
x29   = 0
```

```
x30   = 0
```

```
x31   = 0
```

## 5. Testing

You can find several executable files (“\*\_test.hex”) that you can use to test your simulator.

- Expected output of your simulator for each executable file
  - a. addi\_test.hex

```
./riscv_sim addi_test.hex 1

Clock cycles = 32
PC           = 128

x0    = 0
x1    = 10
x2    = 10
x3    = 10
x4    = 10
x5    = 10
x6    = 10
x7    = 10
x8    = 10
x9    = 10
x10   = 10
x11   = 10
x12   = 10
x13   = 10
x14   = 10
x15   = 10
x16   = 10
x17   = 10
x18   = 10
x19   = 10
x20   = 10
x21   = 10
x22   = 10
x23   = 10
x24   = 10
x25   = 10
x26   = 10
x27   = 10
x28   = 10
x29   = 10
x30   = 10
x31   = 10
```

b. add\_test.hex

```
$/riscv_sim add_test.hex 1
```

```
Clock cycles = 4
```

```
PC          = 16
```

```
x0    = 0
x1    = 0
x2    = 0
x3    = 0
x4    = 0
x5    = 0
x6    = 0
x7    = 0
x8    = 0
x9    = 10
x10   = 0
x11   = 0
x12   = 0
x13   = 0
x14   = 0
x15   = 0
x16   = 10
x17   = 20
x18   = 30
x19   = 0
x20   = 0
x21   = 0
x22   = 0
x23   = 0
x24   = 0
x25   = 0
x26   = 0
x27   = 0
x28   = 0
x29   = 0
x30   = 0
x31   = 0
```

c. arithmetic\_test

```
$/riscv_sim arithmetic_test.hex 1
```

```
Clock cycles = 7
```

```
PC          = 28
```

```
x0  = 0
```

```
x1  = 0
```

```
x2  = 0
```

```
x3  = 0
```

```
x4  = 0
```

```
x5  = 0
```

```
x6  = 0
```

```
x7  = 0
```

```
x8  = 0
```

```
x9  = 10
```

```
x10 = 0
```

```
x11 = 0
```

```
x12 = 0
```

```
x13 = 0
```

```
x14 = 0
```

```
x15 = 0
```

```
x16 = 7
```

```
x17 = 24
```

```
x18 = 31
```

```
x19 = 63
```

```
x20 = 31
```

```
x21 = 32
```

```
x22 = 0
```

```
x23 = 0
```

```
x24 = 0
```

```
x25 = 0
```

```
x26 = 0
```

```
x27 = 0
```

```
x28 = 0
```

```
x29 = 0
```

```
x30 = 0
```

```
x31 = 0
```

d. logical\_test.hex

```
$/riscv_sim arithmetic_test.hex 1
```

```
Clock cycles = 7
```

```
PC          = 28
```

```
x0  = 0
x1  = 0
x2  = 0
x3  = 0
x4  = 0
x5  = 0
x6  = 0
x7  = 0
x8  = 0
x9  = 10
x10 = 0
x11 = 0
x12 = 0
x13 = 0
x14 = 0
x15 = 0
x16 = 21
x17 = 29
x18 = 21
x19 = 10
x20 = 31
x21 = 21
x22 = 0
x23 = 0
x24 = 0
x25 = 0
x26 = 0
x27 = 0
x28 = 0
x29 = 0
x30 = 0
x31 = 0
```



e. jal\_test.hex

```
$/riscv_sim jal_test.hex 1
```

```
Clock cycles = 3
```

```
PC          = 16
```

```
x0    = 0
x1    = 4
x2    = 0
x3    = 0
x4    = 0
x5    = 0
x6    = 0
x7    = 0
x8    = 0
x9    = 10
x10   = 0
x11   = 0
x12   = 0
x13   = 0
x14   = 0
x15   = 0
x16   = 0
x17   = 20
x18   = 0
x19   = 0
x20   = 0
x21   = 0
x22   = 0
x23   = 0
x24   = 0
x25   = 0
x26   = 0
x27   = 0
x28   = 0
x29   = 0
x30   = 0
x31   = 0
```

f. jalr\_test.hex

```
$/riscv_sim jalr_test.hex 1
```

```
Clock cycles = 7
```

```
PC          = 36
```

```
x0    = 0
x1    = 0
x2    = 0
x3    = 0
x4    = 0
x5    = 0
x6    = 0
x7    = 0
x8    = 0
x9    = 10
x10   = 0
x11   = 0
x12   = 0
x13   = 0
x14   = 0
x15   = 0
x16   = 10
x17   = 20
x18   = 0
x19   = 20
x20   = 0
x21   = 0
x22   = 0
x23   = 0
x24   = 0
x25   = 0
x26   = 0
x27   = 0
x28   = 0
x29   = 0
x30   = 0
x31   = 4
```

g. sw\_lw\_test.hex

```
$/riscv_sim sw_lw_test.hex 1
```

```
Clock cycles = 5
```

```
PC          = 20
```

```
x0    = 0
x1    = 0
x2    = 0
x3    = 0
x4    = 30
x5    = 0
x6    = 0
x7    = 0
x8    = 0
x9    = 10
x10   = 0
x11   = 0
x12   = 0
x13   = 0
x14   = 0
x15   = 0
x16   = 30
x17   = 0
x18   = 0
x19   = 0
x20   = 0
x21   = 0
x22   = 0
x23   = 0
x24   = 0
x25   = 0
x26   = 0
x27   = 0
x28   = 0
x29   = 0
x30   = 0
x31   = 0
```

## h. beq\_test.hex

```
$/riscv_sim beq_test.hex 1
```

```
Clock cycles = 4
```

```
PC          = 20
```

```
x0    = 0
x1    = 0
x2    = 0
x3    = 0
x4    = 0
x5    = 0
x6    = 0
x7    = 0
x8    = 0
x9    = 10
x10   = 0
x11   = 0
x12   = 0
x13   = 0
x14   = 0
x15   = 0
x16   = 30
x17   = 30
x18   = 0
x19   = 0
x20   = 0
x21   = 0
x22   = 0
x23   = 0
x24   = 0
x25   = 0
x26   = 0
x27   = 0
x28   = 0
x29   = 0
x30   = 0
x31   = 0
```

## 6. Evaluation [total: 100 points]

- a. **Unit test** [60 points] : test your simulator to ensure that it can execute individual instruction (add, addi, sub, subi, and, or, xor, andi, ori, xori, jal, jalr, lw, sw, beq) correctly.
- b. **Full test** [40 points] : test your simulator to ensure that it can correctly execute the given executable file. We will use the “runme.hex” file for the full test.

## Late Day Policy

No late submission is allowed.

## Plagiarism

No plagiarism will be tolerated. If the instructor determines that there are substantial similarities between your code and others, you will be given 0 points for all project assignments. Code similarity will be checked with a plagiarism detector tool.

## Appendix

### RISC-V assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	Add	add x5, x6, x7	$x5 = x6 + x7$	Three register operands; add
	Subtract	sub x5, x6, x7	$x5 = x6 - x7$	Three register operands; subtract
	Add immediate	addi x5, x6, 20	$x5 = x6 + 20$	Used to add constants
Data transfer	Load word	lw x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Word from memory to register
	Load word, unsigned	lwu x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Unsigned word from memory to register
	Store word	sw x5, 40(x6)	$\text{Memory}[x6 + 40] = x5$	Word from register to memory
	Load halfword	lh x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Halfword from memory to register
	Load halfword, unsigned	lhu x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Unsigned halfword from memory to register
	Store halfword	sh x5, 40(x6)	$\text{Memory}[x6 + 40] = x5$	Halfword from register to memory
	Load byte	lb x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Byte from memory to register
	Load byte, unsigned	lbu x5, 40(x6)	$x5 = \text{Memory}[x6 + 40]$	Byte unsigned from memory to register
	Store byte	sb x5, 40(x6)	$\text{Memory}[x6 + 40] = x5$	Byte from register to memory
	Load reserved	lr.d x5, (x6)	$x5 = \text{Memory}[x6]$	Load; 1st half of atomic swap
	Store conditional	sc.d x7, x5, (x6)	$\text{Memory}[x6] = x5; x7 = 0/1$	Store; 2nd half of atomic swap
	Load upper immediate	lui x5, 0x12345	$x5 = 0x12345000$	Loads 20-bit constant shifted left 12 bits
Logical	And	and x5, x6, x7	$x5 = x6 \& x7$	Three reg. operands; bit-by-bit AND
	Inclusive or	or x5, x6, x8	$x5 = x6   x8$	Three reg. operands; bit-by-bit OR
	Exclusive or	xor x5, x6, x9	$x5 = x6 \wedge x9$	Three reg. operands; bit-by-bit XOR
	And immediate	andi x5, x6, 20	$x5 = x6 \& 20$	Bit-by-bit AND reg. with constant
	Inclusive or immediate	ori x5, x6, 20	$x5 = x6   20$	Bit-by-bit OR reg. with constant
	Exclusive or immediate	xori x5, x6, 20	$x5 = x6 \wedge 20$	Bit-by-bit XOR reg. with constant
Shift	Shift left logical	sll x5, x6, x7	$x5 = x6 \ll x7$	Shift left by register
	Shift right logical	srl x5, x6, x7	$x5 = x6 \gg x7$	Shift right by register
	Shift right arithmetic	sra x5, x6, x7	$x5 = x6 \gg x7$	Arithmetic shift right by register
	Shift left logical immediate	slli x5, x6, 3	$x5 = x6 \ll 3$	Shift left by immediate
	Shift right logical immediate	srl i x5, x6, 3	$x5 = x6 \gg 3$	Shift right by immediate
	Shift right arithmetic immediate	srai x5, x6, 3	$x5 = x6 \gg 3$	Arithmetic shift right by immediate
Conditional branch	Branch if equal	beq x5, x6, 100	if ( $x5 == x6$ ) go to PC+100	PC-relative branch if registers equal
	Branch if not equal	bne x5, x6, 100	if ( $x5 != x6$ ) go to PC+100	PC-relative branch if registers not equal
	Branch if less than	blt x5, x6, 100	if ( $x5 < x6$ ) go to PC+100	PC-relative branch if registers less
	Branch if greater or equal	bge x5, x6, 100	if ( $x5 \geq x6$ ) go to PC+100	PC-relative branch if registers greater or equal
	Branch if less, unsigned	bltu x5, x6, 100	if ( $x5 < x6$ ) go to PC+100	PC-relative branch if registers less, unsigned
	Branch if greater or equal, unsigned	bgeu x5, x6, 100	if ( $x5 \geq x6$ ) go to PC+100	PC-relative branch if registers greater or equal, unsigned
Unconditional branch	Jump and link	jal x1, 100	$x1 = \text{PC}+4$ ; go to PC+100	PC-relative procedure call
	Jump and link register	jalr x1, 100(x5)	$x1 = \text{PC}+4$ ; go to $x5+100$	Procedure return; indirect call

Name (Field size)	7 bits	Field					Comments
		5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	immediate[11:0]		rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
U-type	immediate[31:12]				rd	opcode	Upper immediate format

Format	Instruction	Opcode	Funct3	Funct7
R-type	add	0110011	000	0000000
	sub	0110011	000	0100000
	sll	0110011	001	0000000
	xor	0110011	100	0000000
	srl	0110011	101	0000000
	sra	0110011	101	0000000
	or	0110011	110	0000000
	and	0110011	111	0000000
	lwr.d	0110011	011	0001000
	sc.d	0110011	011	0001100
I-type	lb	0000011	000	n.a.
	lh	0000011	001	n.a.
	lw	0000011	010	n.a.
	lbu	0000011	100	n.a.
	lhu	0000011	101	n.a.
	addi	0010011	000	n.a.
	slli	0010011	001	0000000
	xori	0010011	100	n.a.
	srlr	0010011	101	0000000
	srai	0010011	101	0100000
	ori	0010011	110	n.a.
	andi	0010011	111	n.a.
	jalr	1100111	000	n.a.
S-type	sb	0100011	000	n.a.
	sh	0100011	001	n.a.
	sw	0100011	010	n.a.
SB-type	beq	1100011	000	n.a.
	bne	1100011	001	n.a.
	blt	1100011	100	n.a.
	bge	1100011	101	n.a.
	bltu	1100011	110	n.a.
	bgeu	1100011	111	n.a.
U-type	lui	0110111	n.a.	n.a.
UJ-type	jal	1101111	n.a.	n.a.

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
funct7				rs2		rs1		funct3		rd		opcode		R-type
imm[11:0]						rs1		funct3		rd		opcode		I-type
imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode		S-type
imm[12 10:5]				rs2		rs1		funct3		imm[4:1 11]		opcode		B-type
imm[31:12]										rd		opcode		U-type
imm[20 10:1 11 19:12]										rd		opcode		J-type

### RV32I Base Instruction Set

imm[31:12]				rd		0110111	LUI	
imm[31:12]				rd		0010111	AUIPC	
imm[20 10:1 11 19:12]				rd		1101111	JAL	
imm[11:0]			rs1	000	rd		1100111	JALR
imm[12 10:5]		rs2	rs1	000	imm[4:1 11]		1100011	BEQ
imm[12 10:5]		rs2	rs1	001	imm[4:1 11]		1100011	BNE
imm[12 10:5]		rs2	rs1	100	imm[4:1 11]		1100011	BLT
imm[12 10:5]		rs2	rs1	101	imm[4:1 11]		1100011	BGE
imm[12 10:5]		rs2	rs1	110	imm[4:1 11]		1100011	BLTU
imm[12 10:5]		rs2	rs1	111	imm[4:1 11]		1100011	BGEU
imm[11:0]			rs1	000	rd		0000011	LB
imm[11:0]			rs1	001	rd		0000011	LH
imm[11:0]			rs1	010	rd		0000011	LW
imm[11:0]			rs1	100	rd		0000011	LBU
imm[11:0]			rs1	101	rd		0000011	LHU
imm[11:5]		rs2	rs1	000	imm[4:0]		0100011	SB
imm[11:5]		rs2	rs1	001	imm[4:0]		0100011	SH
imm[11:5]		rs2	rs1	010	imm[4:0]		0100011	SW
imm[11:0]			rs1	000	rd		0010011	ADDI
imm[11:0]			rs1	010	rd		0010011	SLTI
imm[11:0]			rs1	011	rd		0010011	SLTIU
imm[11:0]			rs1	100	rd		0010011	XORI
imm[11:0]			rs1	110	rd		0010011	ORI
imm[11:0]			rs1	111	rd		0010011	ANDI
0000000		shamt	rs1	001	rd		0010011	SLLI
0000000		shamt	rs1	101	rd		0010011	SRLI
0100000		shamt	rs1	101	rd		0010011	SRAI
0000000		rs2	rs1	000	rd		0110011	ADD
0100000		rs2	rs1	000	rd		0110011	SUB
0000000		rs2	rs1	001	rd		0110011	SLL
0000000		rs2	rs1	010	rd		0110011	SLT
0000000		rs2	rs1	011	rd		0110011	SLTU
0000000		rs2	rs1	100	rd		0110011	XOR
0000000		rs2	rs1	101	rd		0110011	SRL
0100000		rs2	rs1	101	rd		0110011	SRA
0000000		rs2	rs1	110	rd		0110011	OR
0000000		rs2	rs1	111	rd		0110011	AND
0000	pred	succ	00000	000	00000	0001111	FENCE	
0000	0000	0000	00000	001	00000	0001111	FENCE.I	
0000000000000			00000	000	00000	1110011	ECALL	
0000000000001			00000	000	00000	1110011	EBREAK	
csr			rs1	001	rd		1110011	CSR <sub>RW</sub>
csr			rs1	010	rd		1110011	CSR <sub>RS</sub>
csr			rs1	011	rd		1110011	CSR <sub>RC</sub>
csr			zimm	101	rd		1110011	CSR <sub>RWI</sub>
csr			zimm	110	rd		1110011	CSR <sub>RSI</sub>
csr			zimm	111	rd		1110011	CSR <sub>RCI</sub>