Project 2: RISC-V Simulator

1. Description

The goal of this project is to write a simulator program that simulates the RISC-V microarchitecture (single cycle execution). You need to model the basic operations of the RISC-V microarchitecture, such as fetching instructions from the instruction memory, decoding instructions, executing the proper arithmetic operations, reading data from the register file or the data memory, and determining the address of the next instructions. Your simulator will read an executable file (e.g., runme.hex) that contains several instructions represented in hexadecimal.

The simulator should have two modes: debug and run mode. In the debug mode, the simulator will show the clock cycles, PC, and register values after executing an instruction every cycle. In the run mode, your simulator will run the given executable file and show the clock cycles, PC, and register values at the end of the simulation.

You can download a zip file (comp0411proj2.zip) that includes skeleton code (riscv_sim.c) and several executable files (addi_test.hex, add_test.hex, arithmetic_test, jal_test.hex, jalr_test.hex, beq_test.hex, sw_lw_test.hex, logical_test, and runme.hex) from the project section of the LMS. You can use the skeleton code to write your simulator program. The files named "(*_test.hex)" will be useful for testing your simulator to ensure that it can execute the individual instruction correctly.

Please upload the "riscv_sim.c" file and a "report" to the LMS. In the report, you need to explain your code briefly.

2. Instruction you must simulate

add, addi, sub, subi, and, or, xor, andi, ori, xori, jal, jalr, lw, sw, beq

3. How to run

```
./riscv_sim ./runme.hex 0 // debug mode
./riscv_sim ./runme.hex 1 // run mode
```

4. Expected output of your simulator

a. Debug mode

* All numbers are decimal number

```
$./riscv_sim runme.hex 0
Clock cycles = 1
PC
    = ?
x0
    = 0
    = 0
x1
x2
   = ?
x3 = 0
   = ?
x4
   = 0
x5
   = 0
x6
x7
    = 0
x8
   = ?
   = 0
x9
x10 = ?
x11 = 0
x12 = 0
x13 = 0
x14 = 0
x15 = 0
x16 = 0
x17 = 0
x18 = 0
x19 = 0
x20 = 0
x21 = 0
x22 = 0
x23 = 0
x24 = 0
x25 = 0
x26 = 0
x27 = 0
x28 = 0
x29 = ?
x30 = 0
x31 = ?
Clock\ cycles = 2
PC
      = ?
\mathbf{x}0
   = 0
x1
   = 0
x2
   = ?
x3
   = 0
x4
x5
   = 0
x6
   = 0
x7
    = 0
x8
    = ?
x9
    = 0
x10 = ?
```

```
x11 = 0
x12 = 0
x13 = 0
x14 = 0
x15 = 0
x16 = 0
x17 = 0
x18 = 0
x19 = 0
x20 = 0
x21 = 0
x22 = 0
x23 = 0
x24 = 0
x25 = 0
x26 = 0
x27 = 0
x28 = 0
x29 = ?
x30 = 0
x31 = ?
Clock\ cycles = 3
   = ?
PC
   = 0
\mathbf{x}0
x1
   = ?
x2
   = ?
x3
   = 0
   = ?
x4
x5
   = 0
x6 = 0
x7
   = 0
   = ?
x8
x9 = 0
x10 = ?
x11 = 0
x12 = 0
x13 = 0
x14 = 0
x15 = 0
x16 = 0
x17 = 0
x18 = 0
x19 = 0
x20 = 0
x21 = 0
x22 = 0
x23 = 0
x24 = 0
x25 = 0
x26 = 0
x27 = 0
x28 = 0
x29 = ?
x30 = 0
x31 = ?
·····••
```

b. run mode

* clock cycle is decimal number

```
$./riscv_sim runme.hex 1
Clock cycles = ?
PC
       = ?
x0
   = 0
x1
    = 12
x2
    = 800
x3
   = 0
x4
    = 0
x5
    = 0
x6
   = 45
    = 0
x7
   = 0
x8
   = 10
x9
x10 = 55
x11 = 0
x12 = 0
x13 = 0
x14 = 0
x15 = 0
x16 = 0
x17 = 0
x18 = 0
x19 = 0
x20 = 0
x21 = 0
x22 = 0
x23 = 0
x24 = 0
x25 = 0
x26 = 0
x27 = 0
x28 = 0
x29 = 0
x30 = 0
x31 = 0
```

5. Testing

You can find several executable files ("*_test.hex") that you can use to test your simulator.

- Expected output of your simulator for each executable file
 - a. addi test.hex

```
$./riscv sim addi test.hex 1
Clock\ cycles = 32
PC
      = 128
\mathbf{x}0
    = 0
x1
    = 10
x2
    = 10
x3
    = 10
x4
    = 10
x5
    = 10
x6
    = 10
x7
    = 10
   = 10
x8
    = 10
x9
x10 = 10
x11 = 10
x12 = 10
x13 = 10
x14 = 10
x15 = 10
x16 = 10
x17 = 10
x18 = 10
x19 = 10
x20 = 10
x21 = 10
x22 = 10
x23 = 10
x24 = 10
x25 = 10
x26 = 10
x27 = 10
x28 = 10
x29
    = 10
x30 = 10
x31 = 10
```

b. add_test.hex

```
$./riscv_sim add_test.hex 1
Clock cycles = 4
PC
   = 16
    = 0
\mathbf{x}0
   = 0
x1
   = 0
x2
x3 = 0
x4 = 0
x5 = 0
x6 = 0
x7 = 0
x8 = 0
x9 = 10
x10 = 0
x11 = 0
x12
   = 0
x13
    = 0
x14
    = 0
x15
    = 0
x16
    = 10
x17
    = 20
x18
    = 30
x19
    = 0
x20
    = 0
x21
    = 0
x22
    = 0
x23
    = 0
x24
    = 0
x25
    = 0
x26
    = 0
x27
    = 0
    = 0
x28
    = 0
x29
x30
    = 0
x31
    = 0
```

c. arithmetic_test

```
$./riscv_sim arithmetic_test.hex 1
Clock\ cycles = 7
PC = 28
x0 = 0
x1 = 0
x2 = 0
x3 = 0
x4 = 0
x5 = 0
x6 = 0
x7 = 0
x8 = 0
x9 = 10
x10 = 0
x11 = 0
x12 = 0
x13 = 0
x14 = 0
x15 = 0
x16 = 7
x17 = 24
x18 = 31
x19 = 63
x20 = 31
x21 = 32
x22 = 0
x23 = 0
x24 = 0
x25 = 0
x26 = 0
x27 = 0
x28 = 0
x29 = 0
x30 = 0
x31 = 0
```

d. logical_test.hex

```
$./riscv_sim arithmetic_test.hex 1
Clock\ cycles = 7
PC
       = 28
x0 = 0
x1 = 0
x2 = 0
x3 = 0
x4 = 0
x5 = 0
x6 = 0
x7 = 0
x8 = 0
x9 = 10
x10 = 0
x11 = 0
x12 = 0
x13 = 0
x14 = 0
x15 = 0
x16 = 21
x17 = 29
x18 = 21
x19 = 10
x20 = 31
x21 = 21
x22 = 0
x23 = 0
x24 = 0
x25 = 0
x26 = 0
x27 = 0
x28 = 0
x29 = 0
x30 = 0
x31 = 0
```

e. jal_test.hex

```
$./riscv_sim jal_test.hex 1
Clock cycles = 3
PC
   = 16
     = 0
\mathbf{x}0
x1
    = 4
    = 0
x2
    = 0
x3
x4 = 0
x5 = 0
x6 = 0
x7 = 0
x8 = 0
x9 = 10
x10 = 0
x11 = 0
x12
    = 0
x13
    = 0
x14
    = 0
x15
    = 0
x16
    = 0
x17
    = 20
x18
    = 0
x19
    = 0
x20
     = 0
x21
    = 0
    = 0
x22
x23
    = 0
x24
    = 0
x25
     = 0
x26
    = 0
     = 0
x27
x28
    = 0
x29
    = 0
     = 0
x30
x31
     = 0
```

f. jalr_test.hex

```
$./riscv_sim jalr_test.hex 1
Clock\ cycles = 7
PC
    = 36
     = 0
\mathbf{x}0
     = 0
x1
     = 0
x2
     = 0
x3
     = 0
x4
     = 0
x5
     = 0
x6
     = 0
x7
x8
     = 0
x9
    = 10
x10
    = 0
x11
    = 0
x12
    = 0
x13
    = 0
x14
    = 0
x15
    = 0
x16
    = 10
x17
    = 20
x18
    = 0
x19
     = 20
x20
     = 0
x21
     = 0
     = 0
x22
     = 0
x23
x24
     = 0
x25
     = 0
x26
     = 0
x27
     = 0
x28
     = 0
x29
    = 0
     = 0
x30
x31
```

g. sw_lw_test.hex

```
$./riscv_sim sw_lw_test.hex 1
Clock cycles = 5
PC
   = 20
  = 0
\mathbf{x}0
x1 = 0
x2 = 0
x3 = 0
x4 = 30
x5 = 0
x6 = 0
x7 = 0
x8 = 0
x9 = 10
x10 = 0
x11 = 0
x12 = 0
x13 = 0
x14 = 0
x15 = 0
x16 = 30
x17 = 0
x18
   = 0
x19
   = 0
x20 = 0
x21 = 0
x22
   = 0
x23 = 0
x24
   = 0
x25 = 0
x26 = 0
   = 0
x27
   = 0
x28
   = 0
x29
   = 0
x30
   = 0
x31
```

h. beq_test.hex

```
$./riscv_sim beq_test.hex 1
Clock cycles = 4
PC
   = 20
    = 0
\mathbf{x}0
    = 0
x1
    = 0
x2
x3 = 0
x4 = 0
x5 = 0
x6 = 0
x7 = 0
x8 = 0
x9 = 10
x10 = 0
x11 = 0
x12
    = 0
x13
    = 0
x14
    = 0
x15
    = 0
x16
    = 30
x17
    = 30
x18
    = 0
x19
    = 0
x20
    = 0
x21
    = 0
x22
    = 0
x23
    = 0
x24
    = 0
x25
    = 0
x26
    = 0
    = 0
x27
    = 0
x28
    = 0
x29
    = 0
x30
x31
    = 0
```

6. Evaluation [total: 100 points]

- **a.** Unit test [60 points]: test your simulator to ensure that it can execute individual instruction (add, addi, sub, subi, and, or, xor, andi, ori, xori, jal, jalr, lw, sw, beq) correctly.
- **b.** Full test [40 points]: test your simulator to ensure that it can correctly execute the given executable file. We will use the "runme.hex" file for the full test.

Late Day Policy

No late submission is allowed.

Plagiarism

No plagiarism will be tolerated. If the instructor determines that there are substantial similarities between your code and others, you will be given 0 points for all project assignments. Code similarity will be checked with a plagiarism detector tool.

Appendix

RISC-V assembly language

Category	Instruction	Example	Meaning	Comments
	Add	add x5, x6, x7	x5 = x6 + x7	Three register operands; add
Arithmetic	Subtract	sub x5, x6, x7	x5 = x6 - x7	Three register operands; subtract
	Add immediate	addi x5, x6, 20	x5 = x6 + 20	Used to add constants
	Load word	lw x5, 40(x6)	x5 = Memory[x6 + 40]	Word from memory to register
	Load word, unsigned	lwu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned word from memory to register
	Store word	sw x5, 40(x6)	Memory[x6 + 40] = x5	Word from register to memory
	Load halfword	lh x5, 40(x6)	x5 = Memory[x6 + 40]	Halfword from memory to register
Data transfer	Load halfword, unsigned	1hu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned halfword from memory to register
	Store halfword	sh x5, 40(x6)	Memory[x6 + 40] = x5	Halfword from register to memory
	Load byte	1b x5, 40(x6)	x5 = Memory[x6 + 40]	Byte from memory to register
	Load byte, unsigned	1bu x5, 40(x6)	x5 = Memory[x6 + 40]	Byte unsigned from memory to register
	Store byte	sb x5, 40(x6)	Memory[x6 + 40] = x5	Byte from register to memory
	Load reserved	1r.d x5, (x6)	x5 = Memory[x6]	Load; 1st half of atomic swap
	Store conditional	sc.d x7, x5, (x6)	Memory[$x6$] = $x5$; $x7$ = $0/1$	Store; 2nd half of atomic swap
	Load upper immediate	lui x5, 0x12345	x5 = 0x12345000	Loads 20-bit constant shifted left 12 bits
	And	and x5, x6, x7	x5 = x6 & x7	Three reg. operands; bit-by-bit AND
	Inclusive or	or x5, x6, x8	x5 = x6 x8	Three reg. operands; bit-by-bit OR
	Exclusive or	xor x5, x6, x9	x5 = x6 ^ x9	Three reg. operands; bit-by-bit XOR
Logical	And immediate	andi x5, x6, 20	x5 = x6 & 20	Bit-by-bit AND reg. with constant
	Inclusive or immediate	ori x5, x6, 20	x5 = x6 20	Bit-by-bit OR reg. with constant
	Exclusive or immediate	xori x5, x6, 20	$x5 = x6 ^ 20$	Bit-by-bit XOR reg. with constant
	Shift left logical	sll x5, x6, x7	x5 = x6 << x7	Shift left by register
	Shift right logical	srl x5, x6, x7	x5 = x6 >> x7	Shift right by register
	Shift right arithmetic	sra x5, x6, x7	x5 = x6 >> x7	Arithmetic shift right by register
Shift	Shift left logical immediate	slli x5, x6, 3	x5 = x6 << 3	Shift left by immediate
	Shift right logical immediate	srli x5, x6, 3	x5 = x6 >> 3	Shift right by immediate
	Shift right arithmetic immediate	srai x5, x6, 3	x5 = x6 >> 3	Arithmetic shift right by immediate
	Branch if equal	beq x5, x6, 100	if (x5 == x6) go to PC+100	PC-relative branch if registers equal
	Branch if not equal	bne x5, x6, 100	if (x5 != x6) go to PC+100	PC-relative branch if registers not equal
Conditional branch	Branch if less than	blt x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less
	Branch if greater or equal	bge x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal
	Branch if less, unsigned	bltu x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less, unsigned
	Branch if greater or equal, unsigned	bgeu x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal, unsigned
Unconditional	Jump and link	jal x1, 100	x1 = PC+4; go to PC+100	PC-relative procedure call
branch	Jump and link register	jalr x1, 100(x5)	x1 = PC+4; go to $x5+100$	Procedure return; indirect call

Name			Comments				
(Field size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7 rs2		rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	immediate[11:0]		rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	immed[11:5] rs2		rs2 rs1		immed[4:0]	opcode	Stores
U-type		immediate[31	:12]		rd	opcode	Upper immediate format

Format	Instruction	Opcode	Funct3	Funct7
	add	0110011	000	0000000
	sub	0110011	000	0100000
	s11	0110011	001	0000000
	xor	0110011	100	0000000
R-type	srl	0110011	101	0000000
K-type	sra	0110011	101	0000000
	or	0110011	110	0000000
	and	0110011	111	0000000
	lr.d	0110011	011	0001000
	sc.d	0110011	011	0001100
	1 b	0000011	000	n.a.
	1 h	0000011	001	n.a.
	1 w	0000011	010	n.a.
	1 bu	0000011	100	n.a.
	1 hu	0000011	101	n.a.
I-type	addi	0010011	000	n.a.
	slli	0010011	001	0000000
	xori	0010011	100	n.a.
	srli	0010011	101	0000000
	srai	0010011	101	0100000
	ori	0010011	110	n.a.
	andi	0010011	111	n.a.
	jalr	1100111	000	n.a.
	sb	0100011	000	n.a.
S-type	sh	0100011	001	n.a.
	SW	0100011	010	n.a.
	beq	1100011	000	n.a.
	bne	1100011	001	n.a.
SB-type	b1t	1100011	100	n.a.
05 0,00	bge	1100011	101	n.a.
	bltu	1100011	110	n.a.
	bgeu	1100011	111	n.a.
U-type	lui	0110111	n.a.	n.a.
UJ-type	jal	1101111	n.a.	n.a.

31	27	26	25	24		20	19	15	14	12	11	7	6	0	
	funct7 rs2		rs1		fun	funct3		rd	opo	code	R-type				
	imm[11:0]				rs	1	fun	ct3	rd		opo	code	I-type		
iı	imm[11:5] rs2		rs	1	fun	funct3		$\mathrm{imm}[4:0]$		code	S-type				
im	imm[12 10:5] rs2		rs	1	funct3 i		imm	[4:1 11]	opo	code	B-type				
	imm[31:12]											rd	opo	ode	U-type
	imm[20 10:1 11 19:12]											rd	opo	code	J-type

		imm[31:12]		uction S	rd	0110111	□ LUI
		$\frac{\text{imm}[31.12]}{\text{imm}[31:12]}$	rd	0010111	AUIPC		
	imn	$\frac{100}{100}$	rd	1101111	JAL		
imr	n[11:0		rs1	000	rd	1100111	JALR
imm[12 10:5	L	rs2	rs1	000	imm[4:1 11]	1100111	BEQ
imm[12]10:5		rs2	rs1	000	imm[4:1 11]	1100011	BNE
$\frac{\min[12 10.5]}{\text{imm}[12 10.5]}$		rs2	rs1	100	imm[4:1 11]	1100011	BLT
$\frac{\min[12 10.5]}{\text{imm}[12 10.5]}$		rs2	rs1	100	imm[4:1 11]	1100011	BGE
imm[12]10:5		rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5		rs2	rs1	111	imm[4:1 11]	1100011	BGEU
	$\frac{1}{n[11:0]}$		rs1	000	rd	0000011	LB
	$\frac{n[11.0]}{n[11:0]}$	1	rs1	001	rd	0000011	\perp LH
	$\frac{n[11:0]}{n[11:0]}$	3	rs1	010	rd	0000011	LW
	n[11:0]		rs1	100	rd	0000011	LBU
	n[11:0]		rs1	101	rd	0000011	LHU
imm[11:5]	11[11.0	rs2	rs1	000	imm[4:0]	0100011	$\frac{1}{1}$ SB
imm[11:5]		rs2	rs1	001	$\frac{\text{imm}[4:0]}{\text{imm}[4:0]}$	0100011	SH
$\frac{\text{imm}[11.5]}{\text{imm}[11:5]}$		rs2	rs1	010	imm[4:0]	0100011	SW
L J	n[11:0		rs1	000	rd	00100011	ADDI
			rs1	010	rd	0010011	SLTI
$ imm[11:0] \\ imm[11:0] $			rs1	010	rd	0010011	SLTIU
imm[11:0]			rs1	100	rd	0010011	XORI
imm[11:0]			rs1	110	rd	0010011	ORI
	$\frac{n[11.0]}{n[11:0]}$		rs1	111	rd	0010011	ANDI
0000000	11[11.0	$\frac{\gamma_1}{\mathrm{shamt}}$	rs1	001	rd	0010011	SLLI
		shamt	rs1	101	rd	0010011	SRLI
		shamt	rs1	101	rd	0010011	SRAI
0000000		rs2	rs1	000	rd	0110011	ADD
0100000		rs2	rs1	000	rd	0110011	SUB
0000000		rs2	rs1	001	rd	0110011	SLL
0000000		rs2	rs1	010	rd	0110011	SLT
0000000		rs2	rs1	011	rd	0110011	SLTU
0000000		rs2	rs1	100	rd	0110011	XOR
0000000		rs2	rs1	101	rd	0110011	SRL
0100000		rs2	rs1	101	rd	0110011	SRA
		rs2	rs1	110	rd	0110011	OR
		rs2	rs1	111	rd	0110011	AND
0000	prec		00000	000	00000	0001111	FENCE
0000	0000		00000	001	00000	0001111	FENCE.I
00000000000			00000	000	00000	1110011	ECALL
00000000001			00000	000	00000	1110011	EBREAK
	csr		rs1	001	rd	1110011	CSRRW
	csr		rs1	010	rd	1110011	CSRRS
csr			rs1	011	rd	1110011	CSRRC
	csr		zimm	101	rd	1110011	CSRRWI
	csr		zimm	110	rd	1110011	CSRRSI
	csr		zimm	111	rd	1110011	CSRRCI