

Introduction

Digital System: All signals have 2 states (on/off, high/low, etc.)

When encoding information in systems, we examine how to interpret/manipulate that info
abstract pieces of digital logic \rightarrow functional units (i.e. blocks) \rightarrow add memory/stored info

- **abstraction:** generalizing concrete details

a **system** takes in info and uses it to create new information

↳ data (input) $\xrightarrow{\text{sys func}}$ new data (output)

↳ ex. speed of a wheel \rightarrow \square \rightarrow number on speedometer $\xrightarrow{\text{func}}$ $\square \rightarrow \odot \odot$

Analog System: Any fluctuations in the system adjusts the information

↳ ex. if the wheels are inflated slightly more, the output changes

↳ Solution to our **analog system**: divide info into 2 values, ex. 0-30 mph and 30-60 mph

↳ everything becomes very predictable

Main benefits of a **binary, boolean, or digital system**: robust, predictable, repeatable, because there are NO incremental changes — billions of reliable switches that only work in 2 states

Boolean Logic and Expressions

Two states: 0 and 1 \leftarrow only representations, they do not mean anything

↳ System example: $\xrightarrow{A} \square \rightarrow$ in $\begin{array}{c|c} A & W \\ \hline 0 & 0 \\ 1 & 1 \end{array}$ out, or $\begin{array}{c|c} A & W \\ \hline 0 & 1 \\ 1 & 0 \end{array}$, or $\begin{array}{c|c} A & W \\ \hline 0 & 0 \\ 1 & 0 \end{array}$, or $\begin{array}{c|c} A & W \\ \hline 0 & 1 \\ 1 & 1 \end{array}$

↳ 2 input System: $\begin{array}{c|ccccc} A & B & X & Y & Z \\ \hline 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 & 1 \\ 1 & 1 & 0 & 1 & 1 \end{array}$

X : XOR function ($A \oplus B$), "exclusive or"
 Y : AND function ($A \cdot B$)
 Z : OR function ($A + B$), "inclusive or"
 W : NOT function (\bar{A})

definition, not equality

↳ ex. $Q = \overline{A+B}$

A	B	Q
0	0	1
0	1	0
1	0	0
1	1	0

Order of Operations:

1. NOT

2. AND

3. OR

Controlling Values

↳ OR: if either input is 1, out is 1

↳ AND: if either input is 0, out is 0

↳ ex. $T = \overline{A \cdot B + \bar{C}} \leftarrow$ if C is 0, \bar{C} is 1, OR's controlling value is 1, and T is 0

A	B	C	T
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

↳ 1. if C is 0, T is 0

↳ 2. if A or B are 0, $A \cdot B$ is 0. Assuming C is 1, T is 1

↳ 3. Finally, if both A and B are 1, T is 0



Truth Table: Displays all the boolean outputs of a logic expression

Combinational Logic: It is possible to specify a value for every combo of inputs — aka, can you create a complete truth table?

Switches and Switch Networks

wire → switches act as a "push" button, not a "toggle"
 switch (schematic) ↳ inherently digital — they are either activated (1) or not (0)


example circuit 2



A	B	A B
not activated	off	0 0
activated	on	1 1

$B = A$

"series connection"



A	B	Is there a connection?
0	0	0
0	1	0
1	0	0
1	1	1

→ Connection = $A \cdot B$ AND

"parallel connection"



A	B	Is there a connection?
0	0	0
0	1	1
1	0	1
1	1	1

→ Connection = $A + B$ OR

↳ ex. Connection = $A \cdot B + C$


↳ When drawing, follow the order of operations: AND first, OR second

→ Wire convention is that:

if ambiguous

↳ ex. $A \cdot (B + C)$

Schematic symbols:



resting state: open

(not making a connection)

resting state: closed


A	Conn
0	1
1	0

NOT
(switch)



$$\text{Conn} = \overline{B} \cdot C + A$$

↳ Ex.



Algebraic Multiplication and Simplification

De Morgan's Theorem: $\overline{A \cdot B} \equiv \overline{A} + \overline{B}$, $\overline{A + B} \equiv \overline{A} \cdot \overline{B}$ "≡" means logically equivalent

↳ used to simplify logic to make circuitry possible (get rid of the big bars)

↳ numerous other theorems, can be proved using circuitry

Proving DeMorgan's Theorem:

	A	B	C		A	B	C	
$C = A \cdot B$	0	0	0	0	0	0	1	$C = \overline{A \cdot B}$
$\downarrow v$	0	1	0	0	0	1	0	
$C = \overline{A} + \overline{B}$	1	0	0	1	1	0	0	
	1	1	0	1	1	1	0	

	A	B	C		A	B	C	
$C = \overline{A} \cdot \overline{B}$	1	1	0	0	1	1	1	$C = \overline{\overline{A} \cdot \overline{B}}$
$\downarrow v$	1	0	0	0	1	0	0	
$C = A + B$	0	0	0	1	0	0	1	
	0	1	0	1	0	1	0	

Applying DeMorgan's Theorem:
 1) invert inputs $(A \rightarrow \overline{A})$ $\overline{A + B} = \overline{\overline{A} \cdot \overline{B}}$
 2) change operators $(\cdot \rightarrow +)$ $\overline{\overline{A} \cdot \overline{B}} = \overline{A} + \overline{B}$
 3) invert output (final result) $\overline{\overline{A} + \overline{B}} = \overline{A} \cdot \overline{B}$


↳ ex. $\overline{A \cdot (B+C)}$ is $\overline{A} \cdot (\text{something})$
 $\hookrightarrow \overline{A} \cdot (\text{something}) \rightarrow \overline{A} + (\overline{B} \cdot \overline{C})$


↳ ex. $\overline{A \cdot B + C}$ 2nd to last step in evaluating,
 so first in DeMorgan's

↳ $(\text{something}) \cdot \overline{C} \rightarrow (\overline{A} + \overline{B}) \cdot \overline{C}$
 ↳ need parenthesis to keep order of operations


Transistors, logic levels, CMOS & Gate-level design


FET (Field-effect transistor) switch - the "switch" used specifically for ECE 2020

↳ N-FET (negative silicon doping):  → 
 (normally open)



gate / switch activation

↳ P-FET (positive silicon doping):  → 
 (normally closed)



↳ To force something to a specific voltage, it must be connected to a specific voltage source

↳ if a P or N-FET is connected to high voltage then disconnected, the gate is still "set" to high ("floating")


	gate	Connection?
N-FET	low (0) (Connected to low side of voltage)	open (0)
P-FET	high (1) (Connected to high side of voltage)	closed (1)

↳ ex. $G_i = \overline{A \cdot B}$

A	B	pull up?	pull down?
0	0	1	0
0	1	1	0
1	0	1	0
1	1	0	1



$$\begin{aligned} \text{pull-up network} &= \overline{A \cdot B} = \overline{A} + \overline{B} \\ \text{pull-down network} &= A \cdot B \end{aligned} \quad \text{complements}$$



MOSFET - metal oxide semiconductor
 CMOS - complementary MOS
 ↳ a way of using MOSFETs to make a network to connect to low vs high voltages

Why are complementary pull-up/pull-down networks needed?

↳ ex. if we have pu/pd networks such that:

A	B	pu	pd	Gate P
0	0	0	1	0
0	1	0	0	Floating (Z) ← unstable
1	0	1	0	1
1	1	1	1	short-circuit ← 🔥

↑ NOT²
CMOS

↳ ex. $S = A \cdot B$


$$\hookrightarrow pu = A \cdot B, pd = \overline{A \cdot B} = \overline{A} + \overline{B}$$

↳ pu uses P-FETs, so must use \bar{A} and \bar{B}

↳ vice versa for pd

↳ ex. how do we get \bar{A} ?

$$\hookrightarrow pu = \bar{A}, pd = \bar{\bar{A}} = A$$



Gate Design

Logic schematics have certain symbols for basic functions, and flow left to right

↳ AND

↳ OR

↳ NOT


↳ NAND

↳ NOR

↳ bubble can be added to signify inversion

↳ Gate Schematic - a diagram of how gates connect to each other

↳ ex. $A = \overline{A \cdot B + C}$ ↳ schematic ONLY emphasizes the logic



Mixed Logic - decoupling intention from implementation


↳ ex. Imagine if there is no paper in a printer, it sends a high voltage

↳ This circuit needs to be implemented when low voltage = false

↳ In mixed logic, the "activation level" is separated from the logic operations

↳ $n\text{Troy}_1$ → enable → prefix "n" or bar specifies inputs are "active-low"
 $n\text{Troy}_2$ → enable → bars on the wires are where inversions need to be

↳ To resolve the necessary inversions (bars), inverters must be implemented



→ bubbles are placed on bars to show they are handled

→ BUT, bubbles and bars are NOT physical devices

↳ only inverters are physically integrated


↳ Mixed logic also has flexible implementation (via DeMorgan's Theorem)



→ OR has been bubbled (if either input is low, output high)

→ "bubbled OR" or BOR has a physical equivalent, NAND

← "BOR" and "BAND" gates are not sold, as there are physical equivalents — but they MUST be used to resolve the mixed logic




Mixed Logic Manipulation — 2 main goals for the flexibility of a mixed logic schematic:

1) Minimize # of transistors if implementing in CMOS (implementation cost)

2) Use a specific kind of gate (often to use only 1 kind of gate)

↳ ex. The goal for this circuit is to use only NAND gates and inverters



↳ 1) All gates converted to NAND

↳ ○ output for AND, ○ input for OR

2) inverters added where necessary

↳ make sure to keep bubble pairs together

Logic Simplification with k-Maps and SOP

↳ ex. Turn this truth table into a boolean expression

A	B	Y	Z	P
0	0	0	0	0
0	1	0	0	0
1	0	0	1	1
1	1	1	0	1

$$\rightarrow Y = A \cdot B$$

$$\rightarrow Z = A \cdot \bar{B}$$

↳ always true

$$P = A \cdot B + A \cdot \bar{B}$$

$$P = A$$

↳ ex.

A	B	C	W
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

→ Look at all input combos where W=1, then list:

$$\rightarrow W = \overline{A} \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot B \cdot \overline{C} + \overline{A} \cdot B \cdot C + A \cdot B \cdot \overline{C}$$

→ 1 - "minterm" (output is 1), combo of inputs ANDed together

↳ Canonical Sum of Products — full list of all combos

↳ How do we simplify?

Karnaugh Map (K-Map) - grid where # of rows (inputs) = # of cells, and moving one cell to another only changes 1 input

↳ How? With a gray code (i.e. $\begin{pmatrix} 00 \\ 01 \\ 10 \\ 11 \end{pmatrix}$), where only 1 input changes at a time

↳ Looking at adjacent "1" cells tells us that one of the inputs don't matter, helping to simplify the canonical sum of solutions

A	B	C	W
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

AB		ex.			
		00	01	11	10
0	0	1	1	1	0
1	0	1	0	0	0

→ If A and C are both 0, B doesn't matter ($\bar{A} \cdot \bar{C}$)

→ If A is 0 and B is 1, C doesn't matter ($\bar{A} \cdot B$)

→ If B is 1 and C is 0, A doesn't matter ($B \cdot \bar{C}$)

$$\hookrightarrow W = \bar{A} \cdot \bar{C} + \bar{A} \cdot B + B \cdot \bar{C}$$

A	B	C	J
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

BC		ex.			
		00	01	11	10
0	0	0	0	0	0
1	1	1	1	1	1

$$A \cdot \bar{B} \approx A \cdot B$$

↳ Implicants of the same size/shape can be combined (if they share the same inputs)

↳ These will form rectangles with 2^n in each dimension (2×2 , 1×4 , etc.)

↳ Large as possible implicants are called prime implicants

↳ as simple as possible for the minimal sum of products (SOP)

AB		ex.			
		00	01	11	10
00	1	0	1	1	1
01	0	1	1	1	1
11	0	1	1	0	0
10	0	0	0	0	0

$$\rightarrow B \cdot D + A \cdot \bar{C} + \bar{B} \cdot \bar{C} \cdot \bar{D}$$

↳ essential prime implicants covers something no other prime implicant covers

↳ in this example, all prime implicants are essential

AB		ex.			
		00	01	11	10
00	0	0	1	0	0
01	1	1	1	0	0
11	1	1	1	0	0
10	0	0	1	0	0

$$\rightarrow A \cdot B + \bar{C} \cdot D$$

↳ only essential prime implicants needed

↳ nonessential: $B \cdot D$

AB		ex.			
		00	01	11	10
00	1	1	0	0	0
01	0	1	1	0	0
11	0	0	1	1	0
10	0	0	0	1	0

→ minimal SOP can be made out of different options → (non-essential)

↳ ex. Say some outputs don't matter

A	B	C	G
0	0	0	0
0	0	1	x ← how can
0	1	0	x ← the logic
0	1	1	x ← be simplest?
1	0	0	x as 0 or 1
1	0	1	
1	1	0	
1	1	1	

BC		ex.			
		00	01	11	10
0	0	x	0	x	x
1	0	x	1	1	0

$$\rightarrow A \cdot C$$

↳ only prime imp.

potential prime imp.


BC		ex.			
		00	01	11	10
0	0	x	1	1	0
1	0	x	1	x	0

$$\rightarrow V = \bar{A} \cdot B + C$$



↳ Simpler if some X's are 1

(non-essential)
(multiple cover the 1)



Circuit Timing




Circuit timings — abstractions give an easier way to estimate the delay between an input and output the amount of time it takes for a change to propagate through a circuit



→ ex.




Gate Design (cont'd)



↳ connecting the output of 2 gates is problematic


A	B	Y
0	0	0
1	1	?
1	1	1

↳ short-circuit




≈ one of these are disconnected

↳ Solution 1: Use transistors




EN	connection?
0	disconnected
1	connected



transmission gate


(+ gate)
(pass gate)

↳ ex.




EN_1	EN_2	A	B	Y	Covers 4 rows
0	0	x	x	z	
0	-	0	0	0	
0	-	0	-	0	
0	-	-	0	0	
0	-	-	-	-	
-	0	0	0	0	
-	0	0	-	0	
-	0	0	0	-	
-	0	-	-	-	
-	-	0	0	0	
-	-	0	-	short	
-	-	-	0	short	
-	-	-	-	-	

↳ Solution 2: connect directly to high/low



tristate driver / buffer

E	N	A	Y	pu	pd
0	0		N	no	no
0	-		N	no	no
-	0		O	no	yes
-	-		-	-	-



Number Systems

decimal	encoding
0	0 0 0
1	0 0 1
2	0 1 0
3	0 1 1
4	1 0 0
5	1 0 1
6	1 1 0
7	1 1 1

n number of digits can produce 2^n combinations

↳ range of unsigned binary : $[0, 2^n - 1]$

↳ converting Base 2 →

$$\begin{array}{r} \text{Ex. Addition: } \\ \begin{array}{r} 1110110 \\ + 0011101 \\ \hline 1010011 \end{array} \end{array} \xrightarrow{\quad 54 \quad} \begin{array}{r} 0 \\ = 0 + 0 + 16 + 8 + 4 + 0 + 1 \\ \hline 29 \\ \xrightarrow{\quad 83 \quad} \end{array}$$

overflow - when some operation results in a value outside range of values we can represent

Ex. $\begin{array}{r} 1101 \\ +0110 \\ \hline 0011 \end{array}$
 indicates overflow
 in this particular encoding
 scheme


→ negative values can be shown with signed magnitude, where the first value indicates sign: neg $\overset{\curvearrowleft}{\sim} 1001 \rightarrow -1$ pos $\overset{\curvearrowright}{\sim} 0011 \rightarrow 3$

$\hookrightarrow \frac{10010}{00110}$ can't do

sign⁺ magnitude bit addition!

range: $[-(2^{n-1}-1), 2^{n-1}-1]$ because you have pos/neg 0

Two's Complement



Negating → in signed magnitude

$\begin{array}{c} \text{00101 pos} \\ \downarrow \\ \text{10101 neg} \end{array}$ 1) flip sign

in Two's complement

↳ ex. $\begin{array}{r} 001011 \\ -011100 \end{array}$ } A - B = A + (-B) \rightarrow $\begin{array}{r} 001011 \\ +100100 \\ \hline 101111 \end{array}$ → 11 → 28, so -28
negate, then count 28, so -28

Base 16: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F → ex.

↳ hexadecimal is represented by DEF₁₆ or 0xDEF

↳ binary is represented by 11011₂ or 0b11011

$$\begin{array}{r} 1101 \\ \downarrow D \\ 3 \\ 13 \times 16^2 + 3 \times 16^1 + 15 \times 16^0 \end{array}$$

$$\begin{array}{r} 0011 \\ \downarrow 3 \\ 15 \\ 15 \times 16^0 \end{array}$$

$$\begin{array}{r} 1111 \\ \downarrow F \\ 15 \\ 15 \times 16^0 \end{array}$$

Fractions/Decimals: 2 methods

↳ floating-point: in code, determine where the fractional separator is

↳ fixed-point: as the engineer, choose where it is within the system

↳ ex. 1 0 1 . 0 1 1

$$\begin{array}{c} \frac{x}{2^0} \frac{x}{2^1} \frac{x}{2^2} \frac{x}{2^3} \\ 2^0 2^1 2^2 2^3 \end{array}$$

$$4 + 0 + 1 + 0 + \frac{1}{4} + \frac{1}{8} \rightarrow 5.375_{10}$$

Building Blocks

abstraction — a system with some functional behavior


↳ an adder, takes in inputs and adds them

4 wires



		8 inputs								4 outputs			
		0000 0000 : 0000								0000			
		0000 0 1 1 0 : 0 1 1 0								0 1 1 0			
		1 0 1 0 0 0 1 0 : 1 1 0 0								1 1 0 0			
		: :								: :			

combinational
(for every combo
of inputs there is
an output)



↳ (line) decoder — a combination of inputs → activates one output (selected by inputs)




enable	EN		A ₁		A ₀		D ₃ D ₂ D ₁ D ₀			
	0	1	x	x	0	0	0	0	0	1
1	0	0	0	0	0	0	0	0	0	1
	0	1	0	0	0	0	0	0	1	0
	1	0	0	0	0	1	0	0	0	0
	1	1	1	1	1	1	0	0	0	0

$$D_0 = EN \cdot \bar{A}_0 \cdot \bar{A}_1, D_1 = EN \cdot \bar{A}_0 \cdot A_1, \text{etc.}$$

↳ able to be implemented with gates


↳ ex. BCD-to-7 segment decoder



number	binary
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001



V ₃	V ₂	V ₁	V ₀	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	1	0	0	0	0
0	0	1	1	1	1	1	0	0	0	0
0	1	1	1	1	1	1	0	0	0	0
:	:	:	:	:	:	:	:	:	:	:
1	0	0	1	1	1	1	0	1	1	1



↳ (priority) encoder — one activated input → a combination of outputs



E ₃	E ₂	E ₁	E ₀	P ₀	P ₁	V
0	0	0	0	x	x	0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	1	x	x	1	0	1
1	x	x	x	1	1	1


highest priority

0	1	x	x	1	0	1
1	x	x	x	1	1	1
x	x	x	x	1	1	1

E ₃	E ₂	E ₁	E ₀	high priority	low priority
0	0	0	0	1	0


↳ ex. if E₃ true, E₂, E₁, and E₀ don't matter

↳ multiplexer — connects one of the inputs to the output



S ₁	S ₀	M
0	0	A ₀
0	1	A ₁
1	0	A ₂
1	1	A ₃



↳ demultiplexer — connects the input to one of the outputs



S ₁	S ₀	A	D ₃	D ₂	D ₁	D ₀
0	0	0	Z	Z	Z	0
0	0	1	Z	Z	Z	-
0	1	0	Z	Z	0	Z
0	1	1	Z	Z	1	Z
1	0	0	Z	0	Z	Z
1	0	1	Z	1	Z	Z
1	1	0	0	Z	Z	Z
1	1	1	1	Z	Z	Z

↳ floating, because disconnected

Latches and Flip-Flops



↳ we don't know yet

→ Designing something that can hold information

$$\hookrightarrow Q = \overline{Q+S+R}$$


$$\rightarrow Q = \overline{Q+0+0} = \overline{Q} = Q \quad \leftarrow \begin{array}{|c|c|c|} \hline S & R & Q \\ \hline 0 & 0 & Q \\ \hline \end{array}$$

→ using S and R, we can force Q to be 0 or 1

→ trying to go from 0 to 1 causes propagation delay


↳ unstable (?)

Sequential Logic — storing information within the circuit (different from combinational logic)






↳ S-R Latch

set & reset



↳ D-Latch



→ ex. inverting output (Q̄)



↳ solution: new device

↳ clocked D flip-flop

↳ Clocked D flip-flop



↳ depends on 'rising' and 'falling' edges on clk

↳ event sensitivity


→ allows sequential logic to be predictable

Finite State Machines

→ ex. a gumball machine that takes nickels and dimes, and gumballs cost 15¢

↳ 1) Do we need sequential logic? Do we need to keep track of diff. states?

↳ Yes; use a **State Diagram** - decide which info to hold



→ Based on the current state, figure out what the output is

↳ **State encoding table**

Name	Q_1 , Q_0	
0¢	0 0	{ needs at least 2 flip-flops to hold onto 2 values}
5¢	0 1	
10¢	1 0	
15¢	1 1	

Transition Table

↳ Current State Q_1, Q_0 $\xrightarrow{d} \xrightarrow{n} \text{Next State } Q_1^+, Q_0^+$ $\xleftarrow{\text{vend}} Z$

	0¢	0¢	0¢	0¢
impossible, bc only 1 coin slot	0¢	0¢	0¢	0¢
→ 0¢	0 0	0 0	0 0	0 0
5¢	0 1	0 0	0 0	0 0
5¢	0 1	0 0	0 0	0 0
→ 5¢	0 1	0 0	0 0	0 0
10¢	1 0	0 0	0 0	0 0
10¢	1 0	0 0	0 0	0 0
10¢	1 0	0 0	0 0	0 0
→ 10¢	1 0	0 0	0 0	0 0
15¢	1 1	0 0	0 0	0 0
15¢	1 1	0 0	0 0	0 0
15¢	1 1	0 0	0 0	0 0
15¢	1 1	0 0	0 0	0 0

Unconditional transition

	0¢	0¢	0¢
?	0 0	0 0	0 0
5¢	0 0	0 0	0 0
10¢	1 0	0 0	0 0
10¢	1 0	0 0	0 0
15¢	1 1	0 0	0 0
15¢	1 1	0 0	0 0
15¢	1 1	0 0	0 0
15¢	1 1	0 0	0 0
?	0 0	0 0	0 0
10¢	1 0	0 0	0 0
10¢	1 0	0 0	0 0
15¢	1 1	0 0	0 0
15¢	1 1	0 0	0 0
15¢	1 1	0 0	0 0
15¢	1 1	0 0	0 0

figure out later for next-state logic

state changes first

state = 15¢, then vend

→ Output logic is combinational

↳ for any state (Q_1, Q_0) ,

vend is known

Q_1, Q_0	Z
0 0	0
0 1	0
1 0	0
1 1	1

↳ Next-State logic is also combinational, depends on Q_1, Q_0 and X_1, X_0

↳ Two outputs, so two k-maps (Q_1^+, Q_0^+)


Q_1, X_0	00	01	11	10
Q_1, Q_0	00	01	11	10
00	0 0	X 1		
01	0	1 X 1		
11	0 0	0 0	0 0	
10	1 1	X 0	1 1	

$$Q_1^+ = \overline{Q_1, Q_0} + \overline{Q_1, X_0} + \overline{Q_1, X_0, X_1}$$

Q_1, X_0	00	01	11	10
Q_1, Q_0	00	01	11	10
00	0 1	X 0	0 0	
01	1 0	X 1	0 0	
11	0 0	0 0	0 0	
10	0 1	X 1	0 0	


$$Q_0^+ = \overline{Q_1, X_0} + \overline{Q_1, Q_0} + \overline{Q_1, Q_0, X_1}$$

Gate-Level Schematic



inputs to state machine

inputs to circuit
(externally driven)



↳ There is prop. delay from $\text{clk} \rightarrow Q$, but not from $D \rightarrow Q$

What happens? unpredictable!



↳ solution: have requirements when D can change before and after a rising clk edge

↳ t_{su} t_h $\rightarrow t_{su}$, setup time



clk $\rightarrow t_{su}$, hold time

D ↳ NOT physical delays, just requirements to ensure predictable behavior



→ ex. timing delays




→ ex. when should we NOT change X?



→ ex. min clk period / max frequency




Moore State Machine - output only dependent on state



→ only need info about state to find output

→ inputs only give info about next state

Mealy State Machine - output dependent on state and inputs



→ Need info about state and inputs to find output


→ inputs give info about next state and output

Shifting


→ typically to the left or right, where the number of bits going in = number going out

barrel shift - take the fall-out and re-insert it

↳ ex. right shift 3




↳ ex. left shift 2




logical shift - replace gaps with 0s

↳ ex. right shift 3



↳ ex. left shift 2



arithmetic shift - goal → if right n bits, number $\times 2^{-n}$


↳ if left n bits, number $\times 2^n$

↳ if left, fill in 0s


if right, fill in 0s IF positive, use 1 IF negative

↳ can think of distributing the 1st bit to all gaps if right shift


↳ ex. right shift 3 (negative)




↳ ex. left shift 2



↳ ex. right shift 3 (positive)



↳ ex. left shift 1



Memory and Data Storage

Goal: Creating general-purpose hardware

↳ ex. one method:

focus
↓



→ **instruction memory** - holds instructions

→ **controls** - controls the system, synchronized across system

→ **operations** - executes instructions (general purpose)

→ **data memory** - values are stored

Data Memory → has a driven input address, outputs data at address

↳ Control lines enable outputs + control data reading/writing

↳ a "word" is a value, one "word" at each address

↳ N bits of address can uniquely identify 2^N words

↳ M words needs $\log_2(M)$ addresses

↳ ex. 8 bits of address can find $2^8 = 256$ words




↳ bit memory - used to store a single 1 or 0

↳ several bit memory units can be used to store a word, depending on how many bits a word is

↳ Basic Static RAM Cell

Storing (1)

Storing (0)



→ if inactive, the stored value is disconnected from bitline


Bit Cell Arrays - if words are B-bits wide, and there are W words, you need B·W bit cells

↳ usually arranged in a rectangular format


↳ choosing which bit cells are active is done through decoders

↳ ex. 4 × 8 Memory (word count × size)

→ unidirectional transmission gate




4 stored words



↳ tristate drivers are needed bc memory capacitors are too weak to drive circuits

↳ ex. Same memory structure, but 8×4 Memory



→ can break up the rectangular array for diff. number of bits

↳ chooses which "column" to look at, by determining which words connect to the output

↳ ex. address 5 is 101, since $A_0 = 1$, it looks at the right column, then wordline 10, or 2

/RW - additional logic to choose between read/write settings

↳ can be implemented with bidirectional tristate drivers



Memory Blocks - once a reasonable amount of memory is designed, they can be abstracted to a functional block

Abbreviations – CS → “chip select”, $2^{10} = 1,024 \rightarrow "1k"$, $2^{20} = 1,048,576 \rightarrow "1M"$


↳ ex. 4M words needs how many address bits? ↳ ex. 256k 16-bit words, how many bit cells?

$$\hookrightarrow \log_2(4M) = \log_2(2^2 \cdot 2^{20}) = 22 \text{ address bits} \quad \hookrightarrow 2^8 \cdot 2^{10} \cdot 2^4 = 2^{22} \text{ bits, or } 2^{20} \cdot 2^2 = 4M \text{ bits}$$

Combining Memory Blocks

↳ ex. given $1M \times 4$ memory blocks, how can we make $2M \times 4$ memory?

- 1) need to double # of words, so 1 more address bit
 - 2) only have $1M \times 4$, so need 2 blocks



Datapath Elements


Datapath - memory to store temporary data for currently executing operations

[focus]



Register - a set of flip flops all clocked together to store a multi-bit value


↳ arranged to form a "register file" to temporarily store values




↳ individual "write enables" cause one register to store incoming data

↳ 1 dotabus (n wires) and 1 decoder
to pick whichever register to
read/write from

MIPS Architecture



General Data Flow (datapath)




ALU — arithmetic and logic unit


↳ collection of devices

- ↳ adder/subtractor (generally)
- ↳ logic unit (AND, OR, XOR, NOT)

↳ Shifter





MIPS Adder/Subtractor





Can represent any logic operation

A	B	0	A·B	A·̄B	...	A·B	1
0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	1
1	0	0	0	1	1	0	1
1	1	0	1	0	1	0	1


MIPS Logic Unit



MIPS Shift Unit



Full Datapath + Memory



Single-Cycle Datapath

Microcode - Control signals that directly interact with datapath

Machine Code - encoding of **microcode** into more compact form to store in memory

Assembly Code - human-readable way to write **machine code**

↳ ex. "ADD" to stand in for adding within **machine code**

Deriving **microcode** - placing all necessary signals/labels into a table

↳ ex. adding two numbers and storing into a specific register

↳ **ASM** format: $\text{add } \$1, \$3, \$5 \leftarrow \text{specific to MIPS}$

↳ **RTL** format: $R1 = R3 + R5 \leftarrow \text{more generic syntax}$

↳ enable adder, disable others

↳ address 3 onto **Xra**, address 5 onto **Yra**

↳ store result into 1, so **2 di** to 1

↳ register write enabled

↳ immediate value disabled

↳ disconnect memory, so **st en** and **id en** inactive

↳ ex. storing an immediate value into a register

↳ $\text{addi } \$2, \$1, 89 \rightarrow \text{immediate value is only 16 bits, so you need to add lower/upper}$

↳ several ways to do this, i.e. add immediate with 0 (**R0** is always 0)

↳ ex. accessing memory (loading a word)


↳ $\text{lw } \$2, (\$1) \leftarrow \text{parenthesis indicates an address}$

→ shifts require an input from immediate value



→ storing a value in memory requires placing value into register first, then → memory

Instruction-to-Code Decoder — stores all signal combinations into a read-only memory

↳ Machine code instruction used as address into ROM



↳ uses memory as translator between microcode and machine code



Program Counter (PC) — holds address of current instruction

↳ changing PC moves execution to somewhere else in memory (i.e. BRANCH or JUMP)

↳ starts at 0, increments by 4 each cycle


↳ instructions are 32 bit, and memory is addressed to the byte

↳ PCs are $\underbrace{XXXX\dots 00}_{30}$

Fetching an instruction

↳ ex. RTL example: $25+N$, $25-N$, $N-25$

label ↳ Main: $R2 = 25$ * immediate value $\rightarrow R2$



$$R3 = \text{MEM}[\text{value}]$$

$$R4 = R2 + R3$$

$$R5 = R2 - R3$$

$$R6 = R3 - R2$$

label (address) ↳ value: .word 12

↳ branch if equal and branch if not equal }
↳ ex. If $R3 = R0$ GOTO [label] } actual implementation: subtract $R3$ and $R0$ and branch if result $\neq 0$

↳ breq \$3, \$0, [offset]

↳ ex. multiply using add, 5×7

main: $R1 = \text{MEM}[M1]$

↳ M1: .word 5

$R2 = \text{MEM}[M2]$

M2: .word 7

$R4 = 0$

result: .word 0

IF R1 = R0 GOTO end *if not true, PC goes to next instruction

loop: R4 = R4 + R2 ↪ adds M2 to result

R1 = R1 - 1 ↪ decrements M1

IF R1 != R0 GOTO loop * add R2 to R4 R1 times ($R4 = R2 \cdot R1$)

end: MEM[result] = R4

↳ ex. max()

main: R1 = MEM[v1] ↳ v1: .word 3 result: .word 0

R2 = MEM[v2] ↳ v2: .word 5

R3 = R1 < R2 *if true, R3=1 ; if not, R3=0

IF R3 != R0 GOTO V2Max

MEM[Result] = R1 *if R2 isn't max, then R1 is

GOTO end

V2Max: MEM[Result] = R2

end: GOTO end