

جامعة نيويورك أبوظبي



NYU ABU DHABI

ADVANCED DIGITAL LOGIC
ENGR – UH 2310

Lab 3

GROUP 1
SPRING, 2025

This report is entirely our own work, and we have kept a copy for our own records. We are aware of the University's policies on cheating, plagiarism, and the resulting consequences of their breach.

Submitted by:

Name	Net ID
Damiane Kapanadze	dk4770
Seoyoon Jung	sj4260
Sipan Hovsepian	sh7437


Contents

1	Results:	2
1.1	Task 1:	2
1.2	Task 2:	2
2	VHDL code of Task 1 modules	3
2.1	mainTask1 module	3
2.2	Single number module	4
2.3	Constraints file	5
3	Task 2	7
3.1	mainTask2 module	7
3.2	single number	9
3.3	Constraints file	10

1 Results:


1.1 Task 1:

click the image for video:



1.2 Task 2:

click the image for video:



2 VHDL code of Task 1 modules

2.1 mainTask1 module

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5
6 entity mainTask1 is
7     Port ( num2Display : out  STD_LOGIC_VECTOR (3 downto 0); --
8           output for LED representation
9           Reset : in  STD_LOGIC;
10          clk: in  STD_LOGIC;
11          PO_seg : out  STD_LOGIC_VECTOR (0 to 7); -- output
12             for each segment display
13          PO_an : out  STD_LOGIC_VECTOR (3 downto 0)); --
14             output for choice of display
15 end mainTask1;
16
17 architecture Behavioral of mainTask1 is
18
19     --Use component single_number as a decoder
20     component single_number is
21         Port ( number : in  STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
22               representation of 1 to F
23               seg : out  STD_LOGIC_VECTOR (0 to 7)); -- decoded 8-
24                   bit representation to be displayed on seven-seg
25     end component;
26
27     -- clock divider signals
28     constant cnt_max : integer := 5*1e7; -- clock is at 50MHZ, so we
29         need 5* 10^7 clock cycles to make 1Hz (=1cycle/sec)
30     signal clk_cnt : integer range 0 to cnt_max;
31
32     -- Internal signals
33     signal number2disp: STD_LOGIC_VECTOR (3 downto 0);
34     signal segment: STD_LOGIC_VECTOR (7 downto 0);
35
36 begin
37     -- Component instance (port => signal)
38     single_number_instance: single_number
39         port map( number => number2disp,
40                 seg => segment);
41
42     -- Process to iterate through seg_mode
43     seg_mode_switch : process (clk, Reset)
44     begin
45         if rising_edge(clk) then
```

```

42         if (Reset = '1') then -- if resetting
43             number2disp <= "0000";
44             -- the reset button may not be instant upon
               pressing since it is reflected upon each
               cyclewe are checking it in every 1 second
45             -- this issue is fixed in Task 2 by using another
               variable
46         end if;
47
48         if (clk_cnt = cnt_max) then -- increment number every
               1 second
49             if(number2disp = "1111") then -- if max number
               (15), reset to 0
50                 number2disp <= "0000";
51             else -- if not, increment by 1
52                 number2disp <= std_logic_vector (unsigned(
               number2disp) + 1);
53             end if;
54             -- display number
55             num2Display <= number2disp;
56             PO_an <= "1110";
57             PO_seg <= segment;
58             clk_cnt <= 0; --reset clock timer
59         else
60             clk_cnt <= clk_cnt + 1;
61         end if;
62     end if;
63 end process;
64
65 end Behavioral;

```

Listing 1: VHDL code for mainTask1 module

2.2 Single number module

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity single_number is
5     Port ( number : in  STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
               input vector
6           seg : out  STD_LOGIC_VECTOR (0 to 7)); -- 8-bit
               output vector
7 end single_number;
8
9 architecture Behavioral of single_number is
10
11 begin
12     -- purpose: decodes compoted ALU result into binary for 7-seg
               display
13 process(number)

```

```

14   begin
15       case number is
16           -- A_B_C_D_E_F_G_DP; 0=on, 1=off, DP 0=negative
17           when "0000" => seg <= "00000011"; -- 0
18           when "0001" => seg <= "10011111"; -- 1
19           when "0010" => seg <= "00100101"; -- 2
20           when "0011" => seg <= "00001101"; -- 3
21           when "0100" => seg <= "10011001"; -- 4
22           when "0101" => seg <= "01001001"; -- 5
23           when "0110" => seg <= "01000001"; -- 6
24           when "0111" => seg <= "00011111"; -- 7
25           when "1000" => seg <= "00000001"; -- 8
26           when "1001" => seg <= "00001001"; -- 9
27           when "1010" => seg <= "00010001"; -- A
28           when "1011" => seg <= "11000001"; -- b
29           when "1100" => seg <= "01100011"; -- C
30           when "1101" => seg <= "10000101"; -- d
31           when "1110" => seg <= "01100001"; -- E
32           when "1111" => seg <= "01110001"; -- F
33           when others => seg <= "11111111"; -- All segments off
           for undefined input
34       end case;
35   end process;
36 end Behavioral;

```

Listing 2: VHDL code for single_numbermodule

2.3 Constraints file

```

1 NET "PO_seg<0>" LOC = "L14"; # Bank = 1, Signal name = CA
2 NET "PO_seg<1>" LOC = "H12"; # Bank = 1, Signal name = CB
3 NET "PO_seg<2>" LOC = "N14"; # Bank = 1, Signal name = CC
4 NET "PO_seg<3>" LOC = "N11"; # Bank = 2, Signal name = CD
5 NET "PO_seg<4>" LOC = "P12"; # Bank = 2, Signal name = CE
6 NET "PO_seg<5>" LOC = "L13"; # Bank = 1, Signal name = CF
7 NET "PO_seg<6>" LOC = "M12"; # Bank = 1, Signal name = CG
8 NET "PO_seg<7>" LOC = "N13"; # Bank = 1, Signal name = DP
9
10 NET "PO_an<3>" LOC = "K14"; # Bank = 1, Signal name = AN3
11 NET "PO_an<2>" LOC = "M13"; # Bank = 1, Signal name = AN2
12 NET "PO_an<1>" LOC = "J12"; # Bank = 1, Signal name = AN1
13 NET "PO_an<0>" LOC = "F12"; # Bank = 1, Signal name = AN0
14
15 NET "clk" LOC = "B8";
16
17 #LEDS
18 NET "num2Display<3>" LOC = "P6";
19 NET "num2Display<2>" LOC = "P7";
20 NET "num2Display<1>" LOC = "M11";
21 NET "num2Display<0>" LOC = "M5";
22 #Reset button

```

```
23 | NET  "Reset" LOC = "G12";
```

Listing 3: Constraints file for Task 1

3 Task 2

3.1 mainTask2 module

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 -- Uncomment the following library declaration if using
5 -- arithmetic functions with Signed or Unsigned values
6 use IEEE.NUMERIC_STD.ALL;
7
8 -- Uncomment the following library declaration if instantiating
9 -- any Xilinx primitives in this code.
10 --library UNISIM;
11 --use UNISIM.VComponents.all;
12
13 entity mainTask2 is
14     Port ( num2Display : out  STD_LOGIC_VECTOR (3 downto 0); --
15           output for LED representation
16           Reset : in  STD_LOGIC;
17           clk: in  STD_LOGIC;
18           PO_seg : out  STD_LOGIC_VECTOR (0 to 7); -- output
19           for each segment display
20           PO_an : out  STD_LOGIC_VECTOR (3 downto 0)); --
21           output for choice of display unit
22 end mainTask2;
23
24 architecture Behavioral of mainTask2 is
25
26     --Use component single_number as a decoder
27     component single_number is
28         Port ( number : in  STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
29               representation of 1 to 9
30               seg : out  STD_LOGIC_VECTOR (0 to 7)); -- decoded 8-
31               bit representation to be displayed on seven-seg
32     end component;
33
34     -- Clock divider signals
35     constant cnt_max : integer := 5*1e7; -- clock is at 50MHz, so we
36     need 5*10^7 clock cycles
37     signal clk_cnt : integer range 0 to cnt_max; -- for keeping track
38     of 1 sec cycle
39     signal seg_mode, seg_mode_new : integer range 0 to 3; --
40     selection of seven-segment unit
41     signal clk_cnt_sync : integer range 0 to 1e5; -- for visually
42     synchronizing digits
43
44     --Internal signals
45     signal number2disp: STD_LOGIC_VECTOR (3 downto 0);
46     signal segment: STD_LOGIC_VECTOR (7 downto 0);
```



```

39
40
41 begin
42 --Component instance (port => signal)
43 single_number_instance: single_number
44     port map(    number => number2disp,
45                 seg => segment);
46
47 --Process to track time
48 seg_mode_switch : process (clk, Reset, seg_mode_new)
49 begin
50     if rising_edge(clk) then
51         -- visually synchronize digits
52         if (clk_cnt_sync = 1e5) then
53             seg_mode <= seg_mode_new;
54             clk_cnt_sync <= 0;
55             -- if reset button,
56             if (Reset = '1') then
57                 number2disp <= "0000";
58             end if;
59         else
60             clk_cnt_sync <= clk_cnt_sync + 1;
61         end if;
62
63         -- Increment number
64         if (clk_cnt = cnt_max) then
65             clk_cnt <= 0;
66             if (number2disp = "1111") then -- if it hits maximum
67                 number (15), reset to 0
68                 number2disp <= "0000";
69             else -- if not, increment by 1
70                 number2disp <= std_logic_vector (unsigned(
71                     number2disp) + 1);
72             end if;
73         else clk_cnt <= clk_cnt + 1;
74         end if;
75     end if;
76 end process;
77
78 -- Process to generate output on the displays
79 display : process (seg_mode, segment, number2disp)
80 begin
81     if (seg_mode = 1) then -- display the tens
82         PO_an <= "1101"; -- activated unit
83         num2Display <= "0000"; -- to avoid latches, in reality
84         this doesn't matter since we are overriding the Po_seg
85         anyway
86         if (unsigned(number2disp) > 9) then
87             -- activated segments (PO_seg) for tens is set as 1
88             or 0 based on value

```

```

85         PO_seg <= "10011111"; -- if two-digits number, show 1
86     else
87         PO_seg <= "00000011"; -- if one-digit number, show 0
88     end if;
89
90     seg_mode_new <= 0;
91
92     elsif (seg_mode = 0) then -- display the ones
93         PO_an <= "1110"; -- activated unit
94         num2Display <= number2disp; -- display the number
95         PO_seg <= segment; -- activated segments (PO_seg) for
96             ones follows the number counts
97         seg_mode_new <= 1;
98     else
99         num2Display <= "0000"; -- to avoid latches
100     end if;
101 end process;
102 end Behavioral;

```

Listing 4: main module for Task 2

3.2 single number

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity single_number is
5      Port ( number : in  STD_LOGIC_VECTOR (3 downto 0);
6            seg : out  STD_LOGIC_VECTOR (0 to 7));
7  end single_number;
8
9  architecture Behavioral of single_number is
10
11  begin -- seg => segment (here, segment is the ones digit)
12      process(number)
13      begin
14          case number is
15              -- A_B_C_D_E_F_G_DP; 0=on, 1=off, DP 0=negative
16              when "0000" => seg <= "00000011"; -- 0
17              when "0001" => seg <= "10011111"; -- 1
18              when "0010" => seg <= "00100101"; -- 2
19              when "0011" => seg <= "00001101"; -- 3
20              when "0100" => seg <= "10011001"; -- 4
21              when "0101" => seg <= "01001001"; -- 5
22              when "0110" => seg <= "01000001"; -- 6
23              when "0111" => seg <= "00011111"; -- 7
24              when "1000" => seg <= "00000001"; -- 8
25              when "1001" => seg <= "00001001"; -- 9
26              when "1010" => seg <= "00000011"; -- 0 we can
                directly display the last digit of the number

```

```

                instead of changing the value of number
27         when "1011" => seg <= "10011111"; -- 1
28         when "1100" => seg <= "00100101"; -- 2
29         when "1101" => seg <= "00001101"; -- 3
30         when "1110" => seg <= "10011001"; -- 4
31         when "1111" => seg <= "01001001"; -- 5
32         when others => seg <= "11111111"; -- 6 All segments
                off for undefined input
33     end case;
34 end process;
35 end Behavioral;

```

Listing 5: single_number module

3.3 Constraints file

```

1 NET "PO_seg<0>" LOC = "L14"; # Bank = 1, Signal name = CA
2 NET "PO_seg<1>" LOC = "H12"; # Bank = 1, Signal name = CB
3 NET "PO_seg<2>" LOC = "N14"; # Bank = 1, Signal name = CC
4 NET "PO_seg<3>" LOC = "N11"; # Bank = 2, Signal name = CD
5 NET "PO_seg<4>" LOC = "P12"; # Bank = 2, Signal name = CE
6 NET "PO_seg<5>" LOC = "L13"; # Bank = 1, Signal name = CF
7 NET "PO_seg<6>" LOC = "M12"; # Bank = 1, Signal name = CG
8 NET "PO_seg<7>" LOC = "N13"; # Bank = 1, Signal name = DP
9
10 NET "PO_an<3>" LOC = "K14"; # Bank = 1, signal name = AN3
11 NET "PO_an<2>" LOC = "M13"; # Bank = 1, Signal name = AN2
12 NET "PO_an<1>" LOC = "J12"; # Bank = 1, Signal name = AN1
13 NET "PO_an<0>" LOC = "F12"; # Bank = 1, Signal name = AN0
14
15 NET "clk" LOC = "B8";
16
17 #LEDS
18 NET "num2Display<3>" LOC = "P6";
19 NET "num2Display<2>" LOC = "P7";
20 NET "num2Display<1>" LOC = "M11";
21 NET "num2Display<0>" LOC = "M5";
22
23 #Reset button
24 NET "Reset" LOC = "G12";

```

Listing 6: Constraints file for Task 2 is the same as Task 1