

ADVANCED DIGITAL LOGIC ENGR – UH 2310

Lab 4

GROUP 1 SPRING, 2025

This report is entirely our own work, and we have kept a copy for our own records. We are aware of the University's policies on cheating, plagiarism, and the resulting consequences of their breach.

Submitted by:

Name	Participation	Net ID
Damiane Kapanadze	Task-1, Task-3, Task-4, Lab Report	dk4770
Seoyoon Jung	Task-1, Task-3, Task-4, Lab Report	sj4260
Sipan Hovsepian	Test Bench, Task-1, Task-2, Task-3, Lab Report	sh7437

Contents

1	Task 1	
	1.1	VHDL code for decoder
	1.2	VHDL code for controller
	1.3	VHDL code for ALU unit 6
	1.4	Report on clock cycles per instruction
	1.5	VHDL code FPGA top-level module
	1.6	Floorplan PDF/screenshot
2	Task 2	
	2.1	Behavioral simulation snapshot
	2.2	Video
3	Task 3	16
	3.1	Program behavior, intermediate results, final results
	3.2	Video
4	Task 4	
	4.1	Program idea and description
	4.2	Program behavior, intermediate results, final results
5	Video	
6	Appen	dix
	6.1	Self-drawn circuit diagram

1.1 VHDL code for decoder

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 use IEEE.NUMERIC_STD.ALL;
 use work.common.all;
 entity Decoder is
9
      port ( instruction_in : in STD_LOGIC_VECTOR (15 downto 0);
12
          opcode_out : out opcode_type;
13
14
15
          Rd_addr_out : out STD_LOGIC_VECTOR (2 downto 0);
          Rs1_addr_out : out STD_LOGIC_VECTOR (2 downto 0);
          Rs2_addr_out : out STD_LOGIC_VECTOR (2 downto 0);
18
19
20
          immediate_out : out STD_LOGIC_VECTOR (13 downto 0)
           );
 end Decoder;
23
24
 architecture Behavioral of Decoder is
29 -- TODO add signals as needed
30 signal opcode_internal : opcode_type;
31 signal Rd_addr_internal : STD_LOGIC_VECTOR (2 downto 0);
32 signal Rs1_addr_internal : STD_LOGIC_VECTOR (2 downto 0);
signal Rs2_addr_internal : STD_LOGIC_VECTOR (2 downto 0);
signal tail_internal : STD_LOGIC_VECTOR (2 downto 0);
35
36
37
38
 begin
39
      process (instruction_in, opcode_internal, Rd_addr_internal,
         Rs1_addr_internal, Rs2_addr_internal, tail_internal)
          begin
41
          --TODO implement extraction of remaining parts of the
42
             instruction
44
          --Extract opcode
45
```

```
opcode_internal <= std_logic_vector_to_opcode_type(
46
                  instruction_in(15 downto 12) );
               Rd_addr_internal <= instruction_in(11 downto 9);</pre>
47
               Rs1_addr_internal <= instruction_in(8 downto 6);</pre>
48
               Rs2_addr_internal <= instruction_in(5 downto 3);</pre>
49
               tail_internal <= instruction_in(2 downto 0);</pre>
50
51
          --Assign outputs
54
               opcode_out <= opcode_internal;
55
               Rd_addr_out <= Rd_addr_internal;</pre>
56
               Rs1_addr_out <= Rs1_addr_internal;
               Rs2_addr_out <= Rs2_addr_internal;
59
60
61
           --TODO derive immediate value, depending on
63
              opcode_internal
               case opcode_internal is
64
                   when OP_ANDI =>
65
                        immediate_out <="11111111" &
66
                           Rs2_addr_internal & tail_internal;
                   when OP_ORI | OP_XORI =>
                        immediate_out <= "00000000" &
69
                           Rs2_addr_internal & tail_internal;
70
                   when OP_ADDI | OP_SUBI =>
71
                        if Rs2_addr_internal(2) = '0' then
                            immediate_out <="00000000" &
                                Rs2_addr_internal & tail_internal;
                        else
74
                            immediate_out <="11111111" &
75
                                Rs2_addr_internal & tail_internal;
                        end if;
76
                   when OP_BLT | OP_BE | OP_JMP=>
78
                        if Rd_addr_internal(2) = '0' then
79
                            immediate_out <= "00000000" &
80
                                Rd_addr_internal & tail_internal;
                        else
                            immediate_out <="11111111" &</pre>
82
                                Rd_addr_internal & tail_internal;
                        end if;
83
84
                   when OP_SLL | OP_SRL =>
85
                        immediate_out <="0000000000" & tail_internal</pre>
86
87
```

Listing 1: VHDL code for decoder

1.2 VHDL code for controller

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
s use IEEE.NUMERIC_STD.ALL;
 use work.common.all;
 entity Controller is
      port ( opcode : in opcode_type;
          operand_1 : out STD_LOGIC_VECTOR (13 downto 0);
10
          operand_2 : out STD_LOGIC_VECTOR (13 downto 0);
11
12
          result : in STD_LOGIC_VECTOR (13 downto 0);
13
          curr_PC : in STD_LOGIC_VECTOR (6 downto 0);
16
          new_PC : out STD_LOGIC_VECTOR (6 downto 0);
17
          PC_we : out STD_LOGIC;
18
          PC_incr : out STD_LOGIC;
19
          Rs1_data : in STD_LOGIC_VECTOR (13 downto 0);
          Rs2_data : in STD_LOGIC_VECTOR (13 downto 0);
          immediate : in STD_LOGIC_VECTOR (13 downto 0);
23
          Rd_we : out STD_LOGIC;
25
          Rd_data : out STD_LOGIC_VECTOR (13 downto 0)
           );
28 end Controller;
30 architecture Behavioral of Controller is
31
32 begin
 control: process (opcode, Rs1_data, Rs2_data, result, immediate,
      curr_PC)
 begin
35
      -- default assignments, can be overwritten below
      operand_1 <= Rs1_data;</pre>
      operand_2 <= Rs2_data;</pre>
38
39
```

```
Rd_we <= '0';
40
      Rd_data <= result;</pre>
41
42
      PC_we <= '0';
43
      new_PC <= (6 downto 0 => 'X');
44
45
      PC_incr <= '0';
46
47
      -- regular operations with Rs1, Rs2, Rd
48
      -- TODO consider remaining cases
49
      if ((opcode = OP_AND) or (opcode = OP_OR) or (opcode = OP_XOR
50
         ) or (opcode = OP_ADD) or (opcode = OP_SUB)) then
           operand_1 <= Rs1_data;
           operand_2 <= Rs2_data;</pre>
53
54
           Rd_we <= '1';
55
           PC_incr <= '1';
56
      -- TODO implement remaining cases
      elsif ((opcode = OP_ANDI) or (opcode = OP_ORI) or (opcode =
         OP_XORI) or (opcode = OP_ADDI) or (opcode = OP_SUBI) or (
         opcode = OP_SLL) or (opcode = OP_SRL)) then
60
           operand_1 <= Rs1_data;
           operand_2 <= immediate;</pre>
63
           Rd_we <= '1';
64
           PC_incr <= '1';
65
66
      elsif ((opcode = OP_BLT)) then
           if (signed(Rs1_data) < signed(Rs2_data)) then
68
               operand_1 <= "0000000" & Curr_PC;
69
               operand_2 <= immediate;</pre>
70
               PC_we <= '1';
71
               new_PC <= result (6 downto 0);</pre>
72
           else
               PC_incr <= '1';
74
           end if;
75
76
      elsif ((opcode = OP_BE)) then
77
           if (signed(Rs1_data) = signed(Rs2_data)) then
78
               operand_1 <= "0000000" & Curr_PC;
               operand_2 <= immediate;</pre>
80
               PC_we <= '1';
81
               new_PC <= result (6 downto 0);</pre>
82
83
               PC_incr <= '1';
           end if;
85
86
      elsif ((opcode = OP_JMP)) then
87
```

```
operand_1 <= "0000000" & Curr_PC;
88
           operand_2 <= immediate;</pre>
           PC_we <= '1';
90
           new_PC <= result (6 downto 0);</pre>
91
92
93
       -- only OP_HALT should remain
94
       else
           operand_1 <= (13 downto 0 => 'X');
           operand_2 <= (13 downto 0 => 'X');
97
98
           Rd_data <= (13 downto 0 => 'X');
99
       end if;
  end process;
102
103 end Behavioral;
```

Listing 2: VHDL code for Controller

1.3 VHDL code for ALU unit

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 use IEEE.NUMERIC_STD.ALL;
 use work.common.all;
  entity ALU is
               operand_1 : in STD_LOGIC_VECTOR (13 downto 0);
          operand_2 : in STD_LOGIC_VECTOR (13 downto 0);
12
13
          opcode : in opcode_type;
14
15
          result : out STD_LOGIC_VECTOR (13 downto 0);
17
          overflow : out STD_LOGIC
18
19
20
21
 end ALU;
23
25 architecture Behavioral of ALU is
26
 signal result_internal: STD_LOGIC_VECTOR (13 downto 0);
29
30
```

```
31 begin
33
34 result <= result_internal;</pre>
35
36
  calculate : process (operand_1, operand_2, opcode)
37
      -- signed ADD operations
      -- TODO consider remaining cases
40
      if ((opcode = OP_ADD) or (opcode = OP_ADDI) ) then
41
          result_internal <= std_logic_vector( signed(operand_1) +
42
             signed(operand_2) );
44
      -- SLL operation
45
      elsif (opcode = OP_SLL) then
46
          result_internal <= std_logic_vector( shift_left(unsigned(</pre>
47
              operand_1), to_integer(unsigned(operand_2))) );
49
      -- TODO implement remaining operations
50
      elsif ((opcode = OP_AND) or (opcode = OP_ANDI) ) then
51
          result_internal <= std_logic_vector(operand_1 and</pre>
52
             operand_2);
      elsif ((opcode = OP_OR) or (opcode = OP_ORI) ) then
          result_internal <= std_logic_vector(operand_1 or
55
             operand_2);
56
      elsif ((opcode = OP_XOR) or (opcode = OP_XORI) ) then
          result_internal <= std_logic_vector(operand_1 xor</pre>
             operand_2);
59
      elsif (opcode = OP_SRL) then
60
          result_internal <= std_logic_vector( shift_right(unsigned</pre>
61
             (operand_1), to_integer(unsigned(operand_2))) );
      elsif (opcode = OP_SLL) then
63
          result_internal <= std_logic_vector( shift_left(unsigned(</pre>
64
             operand_1), to_integer(unsigned(operand_2))) );
      elsif ((opcode = OP_SUB) or (opcode = OP_SUBI) ) then
          result_internal <= std_logic_vector( signed(operand_1) -</pre>
67
             signed(operand_2) );
68
      elsif ((opcode = OP_BLT) or (opcode = OP_BE) or (opcode =
69
         OP_JMP)) then
          result_internal <= std_logic_vector( signed(operand_1) +</pre>
70
             signed(operand_2) );
71
```

```
-- only OP_HALT should remain
       else
73
           result_internal <= (13 downto 0 => 'X');
74
75
76
       end if;
77
78
79
  end process;
81
82
  -- TODO implement detection of overflow for all signed arithmetic
       operations
  ofl : process (operand_1, operand_2, result_internal, opcode)
  begin
       if opcode = OP_ADD or opcode = OP_ADDI then
86
           if (signed(operand_1) > 0 and signed(operand_2) > 0 and
87
               signed(result_internal) < 0) or (signed(operand_1) < 0</pre>
                 and signed(operand_2) < 0 and signed(result_internal</pre>
               ) > 0) then
                overflow <= '1';</pre>
           else
89
                overflow <= '0';</pre>
90
           end if;
91
       elsif opcode = OP_SUB or opcode = OP_SUBI then
           if (signed(operand_1) < 0 and signed(operand_2) > 0 and
94
               signed(result_internal) > 0) or (signed(operand_1) > 0
                 and signed(operand_2) < 0 and signed(result_internal</pre>
               ) < 0) then
                overflow <= '1';</pre>
           else
                overflow <= '0';</pre>
97
           end if;
98
99
       else
100
           overflow <= '0';</pre>
       end if;
102
  end process;
103
104
105
106 end Behavioral;
```

Listing 3: VHDL code for ALU unit

1.4 Report on clock cycles per instruction




Figure 1: Clock cycles per instruction

As seen from Figure 1, the addition instruction takes 11 clock cycles to execute.

1.5 VHDL code FPGA top-level module

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 use work.common.all;
 entity top_processor_FPGA is
      port ( next_instr : in STD_LOGIC;
          clk : in STD_LOGIC;
          rst : in STD_LOGIC;
9
10
          operand_1 : out STD_LOGIC_VECTOR (13 downto 0);
          operand_2 : out STD_LOGIC_VECTOR (13 downto 0);
          opcode : out opcode_type;
14
15
          result : out STD_LOGIC_VECTOR (13 downto 0);
16
17
          overflow : out STD_LOGIC;
19
          seg_bits : out STD_LOGIC_VECTOR(0 to 7);
20
          seg_an : out STD_LOGIC_VECTOR(3 downto 0)
21
      );
 end top_processor_FPGA;
24
 architecture Behavioral of top_processor_FPGA is
25
26
  -- component declarations
27
      component Display_Controller
28
          port (
                                 STD_LOGIC;
              clk
                          : in
              rst
                          : in
                                 STD_LOGIC;
31
              opcode
                          : in
                                 opcode_type;
32
              operand_1
                                 STD_LOGIC_VECTOR (13 downto 0);
                          : in
33
                                 STD_LOGIC_VECTOR (13 downto 0);
34
              operand_2
                         : in
```

```
result
                          : in
                                STD_LOGIC_VECTOR (13 downto 0);
                                 STD_LOGIC;
               overflow
                          : in
                          : out STD_LOGIC_VECTOR (0 to 7);
               seg_bits
37
                          : out STD_LOGIC_VECTOR (3 downto 0)
               seg_an
38
          );
39
      end component;
40
41
  component Instructions_ROM
      port ( address_in : in STD_LOGIC_VECTOR (6 downto 0);
43
          data_out : out STD_LOGIC_VECTOR (15 downto 0)
44
45
  end component;
46
47
  component PC
      port ( clk : in STD_LOGIC;
49
          rst: in STD_LOGIC;
50
51
          PC_in : in STD_LOGIC_VECTOR (6 downto 0);
52
          PC_out : out STD_LOGIC_VECTOR (6 downto 0);
53
          PC_we : in STD_LOGIC;
55
          PC_incr : in STD_LOGIC
56
57
  end component;
58
59
  component Registers
      port ( clk : in STD_LOGIC;
61
          rst: in STD_LOGIC;
62
63
          Rs1_addr_in : in STD_LOGIC_VECTOR (2 downto 0);
64
          Rs1_data_out : out STD_LOGIC_VECTOR (13 downto 0);
          Rs2_addr_in : in STD_LOGIC_VECTOR (2 downto 0);
67
          Rs2_data_out : out STD_LOGIC_VECTOR (13 downto 0);
68
69
          Rd_addr_in : in STD_LOGIC_VECTOR (2 downto 0);
70
          Rd_data_in : in STD_LOGIC_VECTOR (13 downto 0);
71
          Rd_we : in STD_LOGIC
72
           );
73
 end component;
74
75
  component Decoder
76
               instruction_in : in STD_LOGIC_VECTOR (15 downto 0);
      port (
77
78
          opcode_out : out opcode_type;
79
80
          Rd_addr_out : out STD_LOGIC_VECTOR (2 downto 0);
81
          Rs1_addr_out : out STD_LOGIC_VECTOR (2 downto 0);
          Rs2_addr_out : out STD_LOGIC_VECTOR (2 downto 0);
83
          immediate_out : out STD_LOGIC_VECTOR (13 downto 0)
85
```

```
);
  end component;
88
  component Controller
89
      port ( opcode : in opcode_type;
90
91
           operand_1 : out STD_LOGIC_VECTOR (13 downto 0);
92
           operand_2 : out STD_LOGIC_VECTOR (13 downto 0);
           result : in STD_LOGIC_VECTOR (13 downto 0);
95
96
           curr_PC : in STD_LOGIC_VECTOR (6 downto 0);
97
98
           new_PC : out STD_LOGIC_VECTOR (6 downto 0);
           PC_we : out STD_LOGIC;
100
           PC_incr : out STD_LOGIC;
101
102
           Rs1_data : in STD_LOGIC_VECTOR (13 downto 0);
103
           Rs2_data : in STD_LOGIC_VECTOR (13 downto 0);
104
           immediate : in STD_LOGIC_VECTOR (13 downto 0);
106
           Rd_we : out STD_LOGIC;
107
           Rd_data : out STD_LOGIC_VECTOR (13 downto 0)
108
109
  end component;
110
  component ALU
112
               operand_1 : in STD_LOGIC_VECTOR (13 downto 0);
      port (
113
           operand_2 : in STD_LOGIC_VECTOR (13 downto 0);
114
115
           opcode : in opcode_type;
           result : out STD_LOGIC_VECTOR (13 downto 0);
118
           overflow : out STD_LOGIC
119
            );
120
  end component;
121
122
123
  -- internal signals
124
125
126
  -- instructions
  signal curr_PC : STD_LOGIC_VECTOR (6 downto 0);
  signal instruction : STD_LOGIC_VECTOR (15 downto 0);
130
  signal new_PC : STD_LOGIC_VECTOR (6 downto 0);
signal PC_we : STD_LOGIC;
  signal PC_incr : STD_LOGIC;
133
  -- decoder and controller
135
136 signal opcode_internal : opcode_type;
```

```
signal Rd_addr : STD_LOGIC_VECTOR (2 downto 0);
signal Rs1_addr : STD_LOGIC_VECTOR (2 downto 0);
signal Rs2_addr : STD_LOGIC_VECTOR (2 downto 0);
141 signal immediate : STD_LOGIC_VECTOR (13 downto 0);
142
  -- registers
143
signal Rd_data : STD_LOGIC_VECTOR (13 downto 0);
signal Rs1_data : STD_LOGIC_VECTOR (13 downto 0);
146 signal Rs2_data : STD_LOGIC_VECTOR (13 downto 0);
147 signal Rd_we : STD_LOGIC;
148
149 -- ALU
signal operand_1_internal : STD_LOGIC_VECTOR (13 downto 0);
signal operand_2_internal : STD_LOGIC_VECTOR (13 downto 0);
152 signal result_internal : STD_LOGIC_VECTOR (13 downto 0);
153
  --DISP
  signal overflow_internal : STD_LOGIC;
157 begin
158
overflow <= overflow_internal;
160
161 -- simple wiring of global signals
162 operand_1 <= operand_1_internal;</pre>
operand_2 <= operand_2_internal;
164 result <= result_internal;</pre>
opcode <= opcode_internal;
166
167
  -- component instances with port maps; nothing else is allowed
     for this top-level module
169
170
  Instructions_ROM_inst : Instructions_ROM
171
      port map (curr_PC, instruction);
172
173
  Decoder_inst : Decoder
174
      port map (instruction, opcode_internal, Rd_addr, Rs1_addr,
175
         Rs2_addr, immediate);
176
  Controller_inst : Controller
      port map (opcode_internal, operand_1_internal,
178
         operand_2_internal, result_internal, curr_PC, new_PC,
         PC_we, PC_incr, Rs1_data, Rs2_data, immediate, Rd_we,
         Rd_data);
180 PC_inst : PC
      port map (next_instr, rst, new_PC, curr_PC, PC_we, PC_incr);
181
182
```

```
Registers_inst : Registers
       port map (next_instr, rst, Rs1_addr, Rs1_data, Rs2_addr,
          Rs2_data, Rd_addr, Rd_data, Rd_we);
185
  ALU_inst : ALU
186
       port map (operand_1_internal, operand_2_internal,
187
          opcode_internal, result_internal, overflow_internal);
188
189
  display_i : Display_Controller
190
           port map (
191
                clk
                           => clk,
192
                rst
                           => rst,
193
                           => opcode_internal,
                opcode
                operand_1 => operand_1_internal,
195
                operand_2 => operand_2_internal,
196
                result
                           => result_internal,
197
                overflow
                          => overflow_internal,
198
                seg_bits
                           => seg_bits,
199
                seg_an
                           => seg_an
           );
201
202
  end Behavioral;
203
```

Listing 4: VHDL code for FPGA top-level module

1.6 Floorplan PDF/screenshot




Figure 2: Floorplan

2.1 Behavioral simulation snapshot




Figure 3: Behavioral simulation snapshot

2.2 Video

Click to watch video demonstration

3.1 Program behavior, intermediate results, final results

Clk	Operation	PC	Ro R, R2
(A001 R.=R0+5	\Diamond	0 5 0
2	ADOI R2 = R0+0	2	0 5 0
3	ADOJ R2 = R2 +5	2	0 5 5
4	SUBI R, = R, -1	3	0 4 5
5	BLT (064) PC=4-2	4	0 4 5
6	ADDI R2 = R2 +5	2	0 4 10
7	SUBI RI= RI-1	3	0 3 10
8	BLT(0<3) PC=4-2	4	0 3 10
9	APDI R2 = R2+5	2	0 3 15
10	SUBI R(= R(-)	3	0 2 15
1)	BLT (0<2) PC=4-2	L ₁	0 2 15
12	A00I Rz=Rz+5	\mathcal{A}	0 2 20
13	SUBI RIZRI-1	3	0 1 20
14	BLT(0<1) PC=4-2	4	0 1 20
ls	ADDÍ QZZRZET	2	0 1 25
16	SUBI Q1=R1-1	3	0 0 25
17	BLT(0<0) false	4	0 0 25
	PC=4+1=5		, and the second
	Execute HALT		

Figure 4: Handwritten description of program behavior with each clock cycle

3.2 Video

Click to watch video demonstration

4.1 Program idea and description

We implemented a triangular number generator. Triangular numbers are numbers that can be represented by a pattern of dots arranged in an equilateral triangle with the same number of dots on each side.

$$T_n = \sum_{k=1}^n k$$

For an input value n, it is the summation of integer numbers up to n, thus implemented by an iterative addition process.

- 1. Initialization of inputs: R1 is the input number, also used as a decrementing counter that traverses the summing process. R3 stores the sum, initialized as 0 (using R0).
- 2. Actual computation: The algorithm adds the counter value to the current sum, updating the sum and in turn decrementing the counter. Once the counter reaches 0, it exits the summation loop.
- 3. R4 is used as a storage register of the final result upon exit of the loop.

4.1.1 Task 4 Implementation

```
-- >>> TASK 4 program: Triangular number generator
      -- ==Initialize==
      -- 0 : ADDI R1, R0, +5 : 1001 001 000 000 101
      rom(0) <= opcode_type_to_std_logic_vector(OP_ADDI) & b"001" &</pre>
          b"000" & b"000_101";
      -- 1 : ADDI R3, R0, 0 : 1001 011 000 000 000
      rom(1) <= opcode_type_to_std_logic_vector(OP_ADDI) & b"011" &</pre>
          b"000" & b"000_000";
      -- == Iterative adding ==
                 R3, R1, R3 : 1000 011 001 011 000
      -- 2 : ADD
      rom(2) <= opcode_type_to_std_logic_vector(OP_ADD) & b"011" &</pre>
         b"001" & b"011" & b"000";
                  R1, R1, 1 : 1011 001 001 000 001
      -- 3 : SUBI
10
      -- check if R1 has reached the end of iteration
11
      rom(3) <= opcode_type_to_std_logic_vector(OP_SUBI) & b"001" &</pre>
12
          b"001" & b"000_001";
      -- 4 : BLT
                   R1, R0, -2 : 1100 111 000 001 110
      -- (loop back to address 2 while R1<0)
      rom(4) <= opcode_type_to_std_logic_vector(OP_BLT)</pre>
                                                           & b"111" &
15
          b"000" & b"001_110";
      -- 5 : ADD R4, R0, R3 : 1000 100 000 011 000
16
      -- store final result into a new register
      rom(5) <= opcode_type_to_std_logic_vector(OP_ADD) & b"100" &</pre>
         b"000" & b"011_000";
19
     <<< TASK 4 program ends
```

Listing 5: VHDL code for FPGA top-level module

4.2 Program behavior, intermediate results, final results




Figure 5: Program behavior of Task 4: Triangular number generator

5 Video

Click to watch video demonstration

6 Appendix

6.1 Self-drawn circuit diagram




Figure 6: A self-drawn circuit diagram of the microprocessor