

## ADVANCED DIGITAL LOGIC ENGR – UH 2310

## Lab 1

## GROUP 1 SPRING, 2025

This report is entirely our own work, and we have kept a copy for our own records. We are aware of the University's policies on cheating, plagiarism, and the resulting consequences of their breach.

### Submitted by:

Name	Net ID
Damiane Kapanadze	dk4770
Seoyoon Jung	sj4260
Sipan Hovsepian	sh7437

# Contents

1	Task	1: 4-input NAND gate	2
	1.1	VHDL Code	2
	1.2	Simulation: VHDL Testbench Code	2
	1.3	Constraints	4
	1.4	Test Cases on FPGA Board	5
2	Task	2: Half adder	7
	2.1	VHDL Code	7
	2.2	Simulation: VHDL Testbench Code	7
	2.3	Constraints	9
	2.4	Test Cases on FPGA Board	10
3	Task	3: 4-bit binary adder	12
	3.1	VHDL Code	12
	3.2	Simulation	13
	3.3	Constraints	16
	3.4	Test Cases on FPGA Board	17
4	Task	4: Implementing given 4-input Minterms	19
	4.1	VHDL code	19
	4.2	Simulation: VHDL Testbench Code	20
	4.3	Constraints	22
	4.4	Test Cases on FPGA Board	22
5	Task	5: 8:1 MUX	25
	5.1	VHDL code	25
	5.2	Theoretical question	26
	5.3	Simulation: VHDL Testbench Code	27
	5.4	Constraints	30
	5.5	Test Cases on FPGA Board	30

## 1 Task 1: 4-input NAND gate

#### 1.1 VHDL Code

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 input NAND GATE
     Port ( A : in
                  STD_LOGIC;
                                            --Input A of the
       NAND Gate
           B : in STD_LOGIC;
           C : in
                  STD_LOGIC;
7
           D : in STD_LOGIC;
                               --Output O
           0 : out STD_LOGIC);
 end NANDGATE_4;
12 architecture Behavioral of NANDGATE_4 is
13
14 begin
     -- The output O is assigned as the negation of the AND
       operation of inputs A, B, C, and D \,
_{17} 0 <= not (A and B and C and D);
19 end Behavioral;
```

Listing 1: VHDL code for Lab 1\_1

### 1.2 Simulation: VHDL Testbench Code

```
1 LIBRARY ieee;
 USE ieee.std_logic_1164.ALL;
  -- Testbench entity for the 4-input NAND gate. No ports are
     needed since this is a self-contained testbench.
6 ENTITY lab1_tb IS
7 END lab1_tb;
 ARCHITECTURE behavior OF lab1_tb IS
10
       -- Component declaration for the 4-input NAND gate under
          test.
      COMPONENT NANDGATE_4
13
      PORT (
14
           A : IN
                  std_logic;
15
           B : IN
                   std_logic;
16
           C : IN
                   std_logic;
17
```

```
D : IN std_logic;
            0 : OUT std_logic
                                       --result of NAND
19
               operation
           );
20
      END COMPONENT;
21
22
23
      -- Testbench signals for providing inputs to the NAND gate.
25
     signal A_tb : std_logic := '0';
26
     signal B_tb : std_logic := '0';
27
     signal C_tb : std_logic := '0';
28
     signal D_tb : std_logic := '0';
           -- Testbench signal to capture the output from the NAND
              gate.
     signal O_tb : std_logic;
32
34
35
36 BEGIN
   -- Instantiation of the NANDGATE_4 component.
38
     uut: NANDGATE_4 PORT MAP (
39
             A => A_tb,
             B \Rightarrow B_t
             C => C_tb,
42
             D \Rightarrow D_t 
43
             0 \Rightarrow 0_t
44
           );
45
46
     -- Stimulus process for input A:
47
      -- Waits for 200 ns and then inverts signal A_tb.
48
49
50
           stim_proc: process
51
     begin
52
     wait for 200 ns;
53
           A_tb <= not A_tb;
     end process;
55
56
            stim_proc2: process
     begin
     wait for 100 ns;
59
           B_tb <= not B_tb;</pre>
60
     end process;
61
62
            stim_proc3: process
63
     begin
64
     wait for 50 ns;
65
           C_tb <= not C_tb;</pre>
66
```

```
end process;

end process;

stim_proc4: process

begin

wait for 25 ns;

D_tb <= not D_tb;

end process;

END;</pre>
```

Listing 2: Simulation code for Lab 1\_1




Figure 1: Simulation for test cases in task 1: Output=0

As expected, NAND gate outputs 0 if and only if all the inputs are 1.



Figure 2: Simulation for testcases in task 1: Output=1

In all other cases, the output of NAND Gate is 1.

### 1.3 Constraints

```
NET "A" LOC = "P11";
NET "B" LOC = "L3";
NET "c" LOC = "K3";
NET "D" LOC = "B4";
NET "O" LOC = "P4";
```

Listing 3: Constraints file for Lab 1\_1

## 1.4 Test Cases on FPGA Board




Figure 3: NAND(0000) - expected 1  $\checkmark$ 




Figure 4: NAND(0111) - expected 0  $\checkmark$ 




Figure 5: NAND(1111) - expected 0  $\checkmark$ 

### 2 Task 2: Half adder

### 2.1 VHDL Code

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 entity half_adder is
                                   --half_adder is identifier name
      Port ( A : in STD_LOGIC;
                                       --first input
             B : in STD_LOGIC;
                                        --second input
             S : out STD_LOGIC;
                                        --sum
             C : out
                      STD_LOGIC);
                                        --carry
 end half_adder;
12 architecture Behavioral of half_adder is
14 begin
          S \leftarrow A \times B;
                              -- the XOR relation can be derived from
15
              truth table
          C \le A \text{ and } B;
17 end Behavioral;
```

Listing 4: VHDL code for Lab 1\_2

### 2.2 Simulation: VHDL Testbench Code

```
2 LIBRARY ieee;
3 USE ieee.std_logic_1164.ALL;
                   -- testbench enitiy for half adder, no ports are
                      needed since this is a self-contained
                      testbench
7 ENTITY lab1_task2_tb IS
 END lab1_task2_tb;
 ARCHITECTURE behavior OF lab1_task2_tb IS
11
      -- Component Declaration for the half adder
12
13
      COMPONENT half_adder
14
      PORT (
           A : IN
                  std_logic;
           B : IN std_logic;
17
           S : OUT std_logic;
18
19
           C : OUT std_logic
          );
20
      END COMPONENT;
```

```
-- testbench signals for providing inputs to the half
                adder
24
     --Inputs
25
     signal A_tb : std_logic := '0';
26
     signal B_tb : std_logic := '0';
27
28
                     -- testbench signals of outputs
29
           --Outputs
30
     signal S_tb : std_logic;
31
     signal C_tb : std_logic;
32
35 BEGIN
36
           -- Instantiation of half adder
37
     uut: half_adder PORT MAP (
38
             A => A_tb,
39
             B \Rightarrow B_t 
             S => S_tb,
41
             C \Rightarrow C_tb
42
           );
43
44
     -- Stimulus process, times are assigned to ensure different
46
         values for inputs
     stim_proc1: process
47
     begin
48
         wait for 100 ns;
49
                    A_tb <= not A_tb;
     end process;
51
52
           stim_proc2: process
53
     begin
54
         wait for 50 ns;
55
                    B_tb <= not B_tb;</pre>
     end process;
57
58
59 END;
```

Listing 5: Simulation file for Lab 1\_2

The simulation results for all 4 cases match the expected results.




Figure 6: Simulation for test cases in task 2

### 2.3 Constraints

```
NET "A" LOC = "L3";
NET "B" LOC = "P11";
NET "S" LOC = "M11";
NET "C" LOC = "M5";
```

Listing 6: Constraints file for Lab 1\_2

## 2.4 Test Cases on FPGA Board




Figure 7: 0+0 - expected 00  $\checkmark$ 




Figure 8: 1+0 - expected 01  $\checkmark$ 




Figure 9: 1+1 - expected 10  $\checkmark$ 

## 3 Task 3: 4-bit binary adder

#### 3.1 VHDL Code

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 entity adder_4bit is
                                            --adder_4bit is
     identifier name
      Port ( A0 : in
                       STD_LOGIC;
             A1 : in
                       STD_LOGIC;
7
             A2 : in
                       STD_LOGIC;
8
             A3 : in
                       STD_LOGIC;
             B0 : in
                       STD_LOGIC;
10
             B1 : in
                       STD_LOGIC;
11
                       STD_LOGIC;
             B2 : in
12
             B3 : in
                       STD_LOGIC;
13
             SO : out
                      STD_LOGIC;
14
             S1 : out
                       STD_LOGIC;
             S2 : out
                      STD_LOGIC;
             S3 : out STD_LOGIC;
17
             CO : out STD_LOGIC); -- carry
18
 end adder_4bit;
19
 architecture Behavioral of adder_4bit is
23 begin
          SO \le AO \times BO;
24
              <= (A1 xor B1) xor (A0 and B0);
25
         <= (A2 xor B2) xor ((A1 and B1) or ((A0 and B0) and (A1
        xor B1)));
        <= (A3 xor B3) xor ((A2 and B2) or (((A1 and B1) or ((A0
        and B0) and (A1 xor B1))) and (A2 xor B2)));
         \leftarrow (A3 and B3) or (((A2 and B2) or (((A1 and B1) or ((A0
        and B0) and (A1 xor B1))) and (A2 xor B2))) and (A3 xor B3)
        );
  -- relations are derived from truth table
32 end Behavioral;
```

Listing 7: VHDL code for Lab 1\_3

### 3.2 Simulation

```
LIBRARY ieee;
3 USE ieee.std_logic_1164.ALL;
          -- testbench entity for 4 bit adder, no ports are needed
             since this is a self contained testbench
7 ENTITY lab1_task3_tb IS
8 END lab1_task3_tb;
10 ARCHITECTURE behavior OF lab1_task3_tb IS
      -- Component Declaration for the 4 bit adder
12
      COMPONENT adder_4bit
14
      PORT (
15
           AO : IN
                    std_logic;
16
           A1 : IN
                    std_logic;
17
           A2 : IN
                    std_logic;
18
           A3 : IN
                    std_logic;
19
           BO : IN std_logic;
20
           B1 : IN
                    std_logic;
21
           B2 : IN
                    std_logic;
22
           B3 : IN
                    std_logic;
23
           SO : OUT std_logic;
           S1 : OUT std_logic;
           S2 : OUT std_logic;
26
           S3 : OUT std_logic;
27
           CO : OUT
                      std_logic
28
          );
29
      END COMPONENT;
30
           --testbench signals for providing inputs to the 4 bit
              adder
33
     --Inputs
     signal A0_tb : std_logic := '0';
     signal A1_tb : std_logic := '0';
36
     signal A2_tb : std_logic := '0';
37
     signal A3_tb : std_logic := '0';
38
     signal B0_tb : std_logic := '0';
39
     signal B1_tb : std_logic := '0';
40
     signal B2_tb : std_logic := '0';
     signal B3_tb : std_logic := '0';
42
43
          --Outputs
44
     signal S0_tb : std_logic;
45
     signal S1_tb : std_logic;
46
     signal S2_tb : std_logic;
47
```

```
signal S3_tb : std_logic;
      signal CO_tb : std_logic;
49
50
51
52
53 BEGIN
54
55
      uut: adder_4bit PORT MAP (
56
              A0 => A0_{tb},
57
              A1 => A1_{tb},
58
              A2 => A2_{tb},
59
              A3 => A3_{tb},
60
              B0 => B0_tb,
              B1 => B1_tb,
              B2 \Rightarrow B2_{tb},
63
              B3 => B3_tb,
64
65
              S0 \Rightarrow S0_{tb},
              S1 \Rightarrow S1_{tb},
66
              S2 \Rightarrow S2_{tb},
              S3 => S3_{tb},
68
              CO => CO_tb
69
            );
70
71
72
73
      -- Stimulus process
74
      stim_proc: process
75
76
            -- 3 randomly chosen test cases were selected (otherwise
               it could be more
78
      begin
79
         --test 1
80
            A0_tb <= '1';
81
            A1_tb <= '1';
82
            A2_tb <= '1';
            A3_tb <= '1';
            B0_tb <= '0';
85
            B1_tb <= '0';
86
            B2_tb <= '1';
87
            B3_tb <= '0';
88
         wait for 100 ns;
90
      --test 2
91
            A0_tb <= '0';
92
93
            A1_tb <= '0';
            A2_tb <= '0';
            A3_tb <= '1';
95
            B0_tb <= '1';
96
            B1_tb <= '1';
97
```

```
B2_tb <= '1';
             B3_tb <= '1';
100
          wait for 150 ns;
101
           --test
                   3
102
             A0_tb
                     <=
103
             A1_tb
                     <=
104
             A2_tb
                     <=
105
             A3_tb
                     <=
             B0_tb
                     <=
107
             B1_tb
108
             B2_tb
109
             B3_tb
                     <=
110
          wait for 150 ns;
111
112
113
              end process;
114
115
  END;
116
```

Listing 8: Simulation code for Lab  $1_{-3}$ 




Figure 10: Simulation for test cases in task 3: 1111 + 0100 = 10011



Figure 11: Simulation for test cases in task 3: 1000 + 1111 = 10111

The simulation results for all 3 cases match the expected results.




Figure 12: Simulation for test cases in task 3: 1111 + 1111 = 11110

### 3.3 Constraints

```
Net
     "A3" LOC = "N3";
     "A2" LOC = "E2";
 Net "A1" LOC = "F3";
 Net "AO" LOC = "G3";
 Net
     "B3" LOC = "B4";
 Net "B2" LOC = "K3";
 Net "B1" LOC = "L3";
 Net "B0" LOC = "P11";
 Net "S3" LOC = "P6";
 Net "S2" LOC = "P7";
 Net "S1" LOC = "M11";
 Net "SO" LOC = "M5";
12
13 Net "CO" LOC = "N5";
```

Listing 9: Constraints file for Lab 1\_3

## 3.4 Test Cases on FPGA Board




Figure 13: 1111 + 0100 : expected 10011  $\checkmark$ 




Figure 14: 1000 + 1111 : expected 10111  $\checkmark$ 




Figure 15: 1111 + 1111 : expected 11110  $\checkmark$ 

## 4 Task 4: Implementing given 4-input Minterms

### 4.1 VHDL code

F1 is implemented by concurrent signal assignment; F2 is implemented by sequential Case-When statements.

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 entity minterm is
      Port ( A : in
                      STD_LOGIC;
             B : in
                      STD_LOGIC;
6
                      STD_LOGIC;
             C : in
             D : in
                      STD_LOGIC;
             F1 : out
                        STD_LOGIC;
                       STD_LOGIC);
             F2 : out
 end minterm;
 architecture Behavioral of minterm is
14
 begin
15
16
   -- 1. Concurrent signal assignment (logic equation)
17
      F1 \leftarrow (not A and not B and not C and D) -- Minterm 1 (0001)
         or (not A and not B and C and D)
                                                -- Minterm 3 (0011)
         or (A and not B and not C and D)
                                                 -- Minterm 9 (1001)
20
         or (A and not B and C and D);
                                                 -- Minterm 11 (1011)
21
22
   -- 2. Sequential (Case-When inside a process)
      process(A, B, C, D)
          variable input_vector : std_logic_vector(3 downto 0);
25
      begin
26
          input_vector := (A & B & C & D); -- Convert inputs to a
27
             4-bit vector
          F2 \leftarrow '0'; -- F2 default value
          case input_vector is
              when "0001" => F2 <= '1';
                                          -- Minterm 1
30
              when "0011" => F2 <= '1';
                                          -- Minterm 3
31
              when "1001" => F2 <= '1';
                                          -- Minterm 9
32
              when "1011" => F2 <= '1';
                                          -- Minterm 11
33
              when others => F2 <= '0';
                                          -- Default case to prevent
                  latch
          end case;
35
      end process;
36
 end Behavioral;
```

Listing 10: VHDL code for Lab 1\_4

### 4.2 Simulation: VHDL Testbench Code

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
4 ENTITY minterm_tb IS
5 END minterm_tb;
 ARCHITECTURE behavior OF minterm_tb IS
      -- Component Declaration
9
      COMPONENT minterm
10
      PORT (
11
            A : IN
                    std_logic;
12
            B : IN std_logic;
13
            C : IN std_logic;
            D : IN std_logic;
15
            F1 : OUT std_logic;
16
            F2 : OUT std_logic
17
           );
18
      END COMPONENT;
      -- Inputs
      SIGNAL A_tb : std_logic := '0';
      SIGNAL B_tb : std_logic := '0';
23
      SIGNAL C_tb : std_logic := '0';
      SIGNAL D_tb : std_logic := '0';
      -- Outputs
      SIGNAL F1_tb : std_logic;
28
      SIGNAL F2_tb : std_logic;
29
31 BEGIN
      -- Instantiation
      uut: minterm PORT MAP (
             A => A_tb,
             B \Rightarrow B_t
35
             C \Rightarrow C_tb,
36
             D => D_tb,
             F1 \Rightarrow F1_{tb},
             F2 \Rightarrow F2_tb
39
           );
40
41
      -- Stimulus process
      stim_proc1: process
      begin
44
           -- Toggle A every 200 ns
45
           wait for 200 ns;
46
           A_tb <= not A_tb;
47
      end process;
48
49
```

```
50
       stim_proc2: process
      begin
           -- Toggle B every 100 ns
52
           wait for 100 ns;
53
           B_{tb} \le not B_{tb};
54
       end process;
55
56
       stim_proc3: process
57
      begin
58
           -- Toggle C every 50 ns
59
           wait for 50 ns;
60
           C_tb <= not C_tb;</pre>
61
       end process;
62
       stim_proc4: process
64
      begin
65
            -- Toggle D every 25 ns
66
           wait for 25 ns;
67
           D_tb <= not D_tb;</pre>
68
       end process;
69
  end behavior;
```

Listing 11: VHDL Testbench code Lab 1\_4




Figure 16: Simulation for task 4

The simulation demonstrates that F1 and F2 are identically activated if and only if the inputs are 0001, 0011, 1001, and 1011.

### 4.3 Constraints

```
Net "A" LOC = "N3";
Net "B" LOC = "E2";
Net "C" LOC = "F3";
Net "D" LOC = "G3";
Net "F1" LOC = "M11";
Net "F2" LOC = "M5";
```

Listing 12: Constrains for Lab 1\_4

### 4.4 Test Cases on FPGA Board

Below are testcases for each Minterm: 1(0001), 3(0011), 9(1001), 11(1011), and an extra case that is not a Minterm: 5(0101). The LEDs F1 and F2 are the output signal, where F1 is defined by the Concurrent signal assignment (logic equation) and F2 is defined by the Sequential assignment (Case-When). Note that activation of F1 and F2 are identical, meaning both methods of implementation produce the same result. Figure 5 is a testcase for a non-minterm (i.e. 5).




Figure 17: Minterm 1(0001) - expected  $1\checkmark$ 




Figure 18: Minterm 3(0011) - expected  $1\checkmark$ 



Figure 19: Minterm 9(1001) - expected  $1\checkmark$ 




Figure 20: Minterm 11(1011) - expected 1 $\checkmark$ 




Figure 21: Minterm 5(0101) - expected  $0\checkmark$ 

### 5 Task 5: 8:1 MUX

### 5.1 VHDL code

#### Case statements

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 entity Lab1_5_MUX is
      Port ( DO : in
                       STD_LOGIC;
             D1 : in
                       STD_LOGIC;
             D2 : in
                       STD_LOGIC;
             D3 : in
                       STD_LOGIC;
8
             D4 : in
                       STD_LOGIC;
9
                       STD_LOGIC;
             D5 : in
10
             D6 : in
                       STD_LOGIC;
             D7 : in
                      STD_LOGIC;
^{12}
                       STD_LOGIC;
             S0 : in
13
             S1 : in
                       STD_LOGIC;
14
                              S2 : in STD_LOGIC;
15
             0 : out
                       STD_LOGIC);
 end Lab1_5_MUX;
18
 architecture Behavioral of Lab1_5_MUX is
 begin
      -- Multiplexer logic using a process
21
      process (DO, D1, D2, D3, D4, D5, D6, D7, S0, S1, S2)
      begin
          case STD_LOGIC_VECTOR'(S2 & S1 & S0) is
               when "000" => 0 <= D0;
26
               when "001" => 0 <= D1;
27
               when "010" \Rightarrow 0 <= D2;
               when "011" => 0 <= D3;
               when "100" => 0 <= D4;
               when "101" => 0 <= D5;
31
               when "110" => 0 \le D6;
32
               when "111" => 0 <= D7;
33
               when others => 0 <= '0'; -- Default case (should not
                   normally happen)
          end case;
35
      end process;
36
37 end Behavioral;
```

Listing 13: VHDL using case statements for Lab 1\_5 MUX

#### With-Select

```
Architecture Definition using With-Select
  architecture Behavioral of Lab1_5_MUX is
 begin
           -- Use the combined value of S2, S1, and S0 as the
              selection signal
          with STD_LOGIC_VECTOR'(S2 & S1 & S0) select
                   0 \le D0 \text{ when } "000",
6
                              D1 when "001",
7
                              D2 when "010",
                              D3 when "011",
9
                              D4 when "100",
10
                              D5 when "101",
11
                               D6 when "110"
12
                               D7 when "111",
13
                               '0' when others;
14
15
 end Behavioral;
```

Listing 14: Testbench for Lab 1<sub>-5</sub> MUX

#### When-Else

```
Architecture Definition using With-Select
 architecture Behavioral of Lab1_5_MUX is
3
 begin
           -- Use S2, S1, and S0 to select the appropriate input
          0 \le D0 \text{ when } (S2 =
                               '0' and S1 = '0'
                                                  and SO =
                D1 \text{ when } (S2 =
                               , 0 ,
                                   and S1 = '0'
                                                  and SO = '1'
                D2 when (S2 =
                               , 0 ,
                                    and S1 =
                                             '1'
                                                  and SO =
7
                   when (S2 =
                               ,0,
                                    and S1 =
                                              '1'
                                                  and SO
8
                               '1'
                                             , 0 ,
                D4 when (S2 =
                                    and S1 =
                                                  and SO = '0'
                               '1'
                                              '0' and S0 = '1')
                D5 when (S2 =
                                    and S1 =
                D6 when (S2 = '1')
                                   and S1 = '1' and S0 = '0')
                                                                 else
11
                D7 when (S2 = '1' and S1 = '1' and S0 = '1') else
12
                0;
13
  end Behavioral;
```

Listing 15: Testbench for Lab 1<sub>-5</sub> MUX

### 5.2 Theoretical question

# VHDL programming difference between Case statements and the With-Select/When-Else statements:

Case statements are sequential, meaning they are evaluated only when there is an event on the signal list. They are placed inside a *process* block. Meanwhile, With-select and When-else are both concurrent statements that are always active within the architecture, and they do not require process blocks. With-select is compact and suitable for direct mapping of select signals to outputs, like multiplexers. Unlike with-select, When-else evaluates conditions sequentially from top to bottom, which can introduce priority encoding for evaluating conditions in order.

### 5.3 Simulation: VHDL Testbench Code

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 -- Uncomment the following library declaration if using
 -- arithmetic functions with Signed or Unsigned values
 --USE ieee.numeric_std.ALL;
8 ENTITY lab1_5_tb IS
9 END lab1_5_tb;
10
11 ARCHITECTURE behavior OF lab1_5_tb IS
      -- Component Declaration for the Unit Under Test (UUT)
13
      COMPONENT Lab1_5_MUX
15
      PORT (
16
           DO : IN
                    std_logic;
17
           D1 : IN
                    std_logic;
18
           D2 : IN
                    std_logic;
19
           D3 : IN
                    std_logic;
20
           D4 : IN
                    std_logic;
21
           D5 : IN
                    std_logic;
           D6 : IN
                    std_logic;
23
           D7 : IN
                    std_logic;
           SO : IN
                    std_logic;
           S1 : IN std_logic;
           S2 : IN std_logic;
27
           0 : OUT std_logic
28
          );
29
      END COMPONENT;
30
     --Inputs
33
     signal D0_tb : std_logic := '0';
34
     signal D1_tb : std_logic := '0';
35
     signal D2_tb : std_logic := '0';
     signal D3_tb : std_logic := '0';
     signal D4_tb : std_logic := '0';
38
     signal D5_tb : std_logic := '0';
39
     signal D6_tb : std_logic := '0';
40
     signal D7_tb : std_logic := '0';
41
     signal S0_tb : std_logic := '0';
     signal S1_tb : std_logic := '0';
43
     signal S2_tb : std_logic := '0';
44
45
          --Outputs
46
     signal O_tb : std_logic;
47
48
49
```

```
50 BEGIN
            -- Instantiate the Unit Under Test (UUT)
52
      uut: Lab1_5_MUX PORT MAP (
53
               DO => DO_tb,
54
               D1 \Rightarrow D1_{tb},
55
               D2 => D2_tb,
56
               D3 => D3_{tb},
               D4 \Rightarrow D4_tb,
               D5 \Rightarrow D5_{tb},
59
               D6 \Rightarrow D6_{tb},
60
               D7 \Rightarrow D7_{tb}
61
               S0 \Rightarrow S0_{tb},
62
               S1 => S1_tb,
               S2 \Rightarrow S2_{tb},
               0 \Rightarrow 0_t
65
            );
66
67
68
      -- Stimulus process
70
      stim_proc: process
71
      begin
72
          -- hold reset state for 100 ns.
73
          wait for 100 ns;
74
75
          -- Stimulus 1: Select all 0 (S2=0, S1=0, S0=0)
76
          S0_tb <= '0';
77
          S1_tb <= '0';
78
          S2_tb <= '0';
79
          D0_tb <= '0';
          D1_tb <= '0';
81
          D2_tb <= '0';
82
          D3_tb <= '0';
83
          D4_tb <= '0';
84
          D5_tb <= '0';
85
          D6_tb <= '0';
          D7_tb <= '0';
87
          wait for 100 ns;
88
89
          -- Stimulus 2: Select DO (S2=0, S1=0, S0=0)
90
          S0_tb <= '0';
          S1_tb <= '0';
          S2_tb <= '0';
93
          DO_tb <= '1'; -- Set D1 to 1, others to 0
94
          D1_tb <= '0';
95
96
          D2_tb <= '0';
          D3_tb <= '0';
          D4_tb <= '0';
98
          D5_tb <= '0';
99
          D6_tb <= '0';
100
```

```
D7_tb <= '0';
101
          wait for 100 ns;
103
          -- Stimulus 3: Select D2 (S2=0, S1=1, S0=0)
104
          S0_tb <= '0';
105
          S1_tb <= '1';
106
          S2_tb <= '0';
107
          D0_tb <= '0';
108
          D1_tb
                <= '0';
109
          D2_tb
                <= '1';
                            -- Set D2 to 1, others to 0
110
          D3_tb
                <= '0';
111
          D4_tb
                 <= '0';
112
          D5_tb
                <= '0';
113
          D6_tb <= '0';
          D7_tb <= '0';
115
          wait for 100 ns;
116
117
          -- Stimulus 4: Select D3 (S2=0, S1=1, S0=1)
118
          S0_tb <= '1';
119
          S1_tb <= '1';
120
          S2_tb <= '0';
121
          D0_tb <= '0';
122
          D1_tb
                <= '0';
123
          D2_tb
                <= '0';
124
                            -- Set D3 to 1, others to 0
          D3_tb <= '1';
125
          D4_tb <= '0';
126
          D5_tb <= '0';
127
          D6_tb <= '0';
128
          D7_tb <= '0';
129
          wait for 100 ns;
130
132
133
          -- End of test
134
          wait;
135
      end process;
136
137
  END;
```

Listing 16: Testbench for Lab 1\_5 MUX

Here we can see that the multiplexer is working correctly, giving the correct Data signal based on S0, S1, S2. It workes the same on the FGPA board as well.

Table 1: Simulation Inputs and Outputs for 8-to-1 Multiplexer

S2	$\mathbf{S1}$	$\mathbf{S0}$	D0	D1	D2	D3	<b>D4</b>	D5	D6	D7	О
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0	0	0	1
0	1	0	0	0	1	0	0	0	0	0	1
0	1	1	0	0	0	1	0	0	0	0	1




Figure 22: Simulation for 3 test cases for task 5

This table does a good job of visualizing that the multiplexer is working. When select is 0, output is D0, and so on.

### 5.4 Constraints

```
NET "DO"
            LOC = "P11";
 NET "D1"
            LOC = "L3";
 NET "D2"
            LOC = "K3";
 NET "D3"
            LOC = "B4";
 NET "D4"
            LOC = "G3";
 NET "D5"
            LOC = "F3";
     "D6"
            LOC = "E2";
 NET
 NET "D7"
            LOC = "N3";
 NET "SO"
            LOC = "G12";
            LOC = "C11";
 NET "S1"
 NET "S2"
            LOC = "M4";
12
13
            LOC = "M5";
 NET "0"
```

Listing 17: Pin Assignments for Lab 1 MUX

### 5.5 Test Cases on FPGA Board




Figure 23: Everything off - expected 0  $\checkmark$ 




Figure 24: D0 is on - expected 1  $\checkmark$ 




Figure 25: D2 is on, S1 is pressed - expected 1  $\checkmark$ 




Figure 26: D3 is on, S1 and S0 is pressed - expected 1  $\checkmark$