

جامعة نيويورك أبوظبي



NYU ABU DHABI

ADVANCED DIGITAL LOGIC
ENGR – UH 2310

Lab 2

GROUP 1
SPRING, 2025

This report is entirely our own work, and we have kept a copy for our own records. We are aware of the University's policies on cheating, plagiarism, and the resulting consequences of their breach.

Submitted by:

Name	Net ID
Damiane Kapanadze	dk4770
Seoyoon Jung	sj4260
Sipan Hovsepian	sh7437

Contents

1	Snapshot of 8 ALU operations	2
1.1	AND bitwise	2
1.2	OR bitwise	2
1.3	ADD on signed numbers	3
1.4	SUB on signed numbers	3
1.5	ROR Rotate right	4
1.6	SLL Shift Left Logical	4
1.7	SRL Shift Right Logical	5
1.8	SRA Shift Right Arithmetic	5
1.9	ADD on signed numbers with overflow	6
1.10	SUB on signed numbers with overflow	6
2	VHDL code of all modules	7
2.1	ALU module	7
2.2	Single number module	8
2.3	ALU display module	9
2.4	Constraints file	11
3	RTL schmatic	13

1 Snapshot of 8 ALU operations

[Click to watch video demonstration](#)

1.1 AND bitwise




Figure 1: $0110 \text{ AND } 0011 = 0010$

1.2 OR bitwise




Figure 2: $0110 \text{ OR } 0011 = 0111$

1.3 ADD on signed numbers




Figure 3: $0010\ (2) + 0011\ (3) = 5$

1.4 SUB on signed numbers




Figure 4: $0110\ (6) - 0011\ (3) = 3$

1.5 ROR Rotate right




Figure 5: 6 (0110) ROR by 3 = 1100 (-4)

1.6 SLL Shift Left Logical




Figure 6: 6 (0110) SLL by 3 = 0000 (0)

1.7 SRL Shift Right Logical




Figure 7: 6 (0110) SRL by 3 = 0000 (0)

1.8 SRA Shift Right Arithmetic




Figure 8: -1 (1110) SRA 3

1.9 ADD on signed numbers with overflow




Figure 9: $0110\ (6) + 0011\ (3) = 1001\ (9)$ out of range, overflow

1.10 SUB on signed numbers with overflow



Figure 10: $1010\ (-6) - 0011\ (3) = -9$ out of range, overflow

2 VHDL code of all modules

2.1 ALU module

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 -- Uncomment the following library declaration if using
5 -- arithmetic functions with Signed or Unsigned values
6 use IEEE.NUMERIC_STD.ALL;
7
8 -- Uncomment the following library declaration if instantiating
9 -- any Xilinx primitives in this code.
10 --library UNISIM;
11 --use UNISIM.VComponents.all;
12
13 entity ALU is
14     Port ( a : in  STD_LOGIC_VECTOR (3 downto 0); -- 4-bit input
15           number
16           b : in  STD_LOGIC_VECTOR (3 downto 0); -- 4-bit input
17           number
18           sel : in  STD_LOGIC_VECTOR (2 downto 0); -- 3-bit
19           selection line
20           overflow: out STD_LOGIC;
21           result : out  STD_LOGIC_VECTOR (3 downto 0));
22 end ALU;
23
24 architecture Behavioral of ALU is
25
26     -- Internal signals
27     signal temp_sum, temp_diff : STD_LOGIC_VECTOR (3 downto 0); -- to
28     check overflow during sum/sub
29
30 begin
31     -- Overflow detection for ADD, SUB
32     temp_sum <= std_logic_vector(signed(a)+signed(b));
33     temp_diff <= std_logic_vector(signed(a)-signed(b));
34
35     -- Process to check overflow
36     overflow_checker: process (a,b,sel, temp_sum, temp_diff)
37     begin
38         if sel = "010" then --if addition is selected
39             if ((a(3)='0' and b(3)='0' and temp_sum(3)='1') or ((a(3)='1'
40                 and b(3)='1' and temp_sum(3)='0')) then
41                 overflow <= '1'; --overflow condition
42             else
43                 overflow <= '0';
44             end if; --close inner if
45         elsif sel = "011" then --if subtraction is selected
46             if ((a(3)='0' and b(3)='1' and temp_diff(3)='0') or ((a(3)
47                 ='1' and b(3)='0' and temp_diff(3)='0')) then
```



```

42         overflow <= '1'; --overflow condition
43     else
44         overflow <= '0';
45     end if;      -- close inner if
46 else
47     overflow <= '0'; -- to avoid latches
48 end if; --close outer if
49 end process;
50
51 -- ALU operations
52 with sel select result <=
53     std_logic_vector(a and b) when "000", --AND (bitwise)
54     std_logic_vector(a or b) when "001",  --OR (bitwise)
55     temp_sum when "010", --ADD (on signed numbers)
56     temp_diff when "011", --SUB (on signed numbers)
57     std_logic_vector(rotate_right(signed(a),to_integer(signed
        (b)))) when "100", --ROR(rotate right)
58     std_logic_vector(shift_left(unsigned(a),to_integer(signed
        (b)))) when "101", --SLL(Shift left logical)
59     std_logic_vector(shift_right(unsigned(a),to_integer(
        signed(b)))) when "110", --SRL(Shift right logical)
60     std_logic_vector(shift_right(signed(a), to_integer(signed
        (b)))) when "111", --SRA(Shift right arithmetic)
61
        (others => 'X') when others;
62
63 end Behavioral;
64
65
66 --000  AND
67 --001  OR
68 --010  ADD
69 --011  SUB
70 --100  ROR(rotate right)
71 --101  SLL(Shift left logical) : multiplying by 2^b, unsigned
72 --110  SRL(Shift right logical) : dividing by 2^b, unsigned
73 --111  SRA(Shift right arithmetic) : dividing by 2^b, preserve
        sign

```

Listing 1: VHDL code for "ALU" module

Note: SRL vs. SRA

SRL places 0 on the MSB of shifted number, while SRA places the original MSB to the shifted MSB to preserve the sign. Thus, SRA performs arithmetic integer division.

2.2 Single number module

Listing 2: VHDL code for "single number" module

2.3 ALU display module

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 -- Uncomment the following library declaration if using
5 -- arithmetic functions with Signed or Unsigned values
6 --use IEEE.NUMERIC_STD.ALL;
7
8 -- Uncomment the following library declaration if instantiating
9 -- any Xilinx primitives in this code.
10 --library UNISIM;
11 --use UNISIM.VComponents.all;
12
13 entity ALU_display is
14     Port ( clk : in STD_LOGIC; -- clock
15           PI_a : in STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
16             input
17           PI_b : in STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
18             input
19           PI_sel : in STD_LOGIC_VECTOR (2 downto 0); -- 3-bit
20             selection
21           PO_seg : out STD_LOGIC_VECTOR (0 to 7); -- number to
22             display, by using "single_number"
23           PO_an : out STD_LOGIC_VECTOR (3 downto 0)); -- anode
24             selection, choice of which 7seg display unit to
25             use
26 end ALU_display;
27
28 architecture Behavioral of ALU_display is
29
30     -- TODO component declarations, along with signals as needed
31
32     -- Internal signals
33     signal overflow_flag: STD_LOGIC; -- overflow detection
34     signal internal_result: STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
35         ALU computation results
36     signal number_display: STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
37         representation of the number to be displayed
38     signal segment: STD_LOGIC_VECTOR (7 downto 0); -- 8-bit
39         representation of the number to be displayed
40
41     -- Use ALU as a component
42     component ALU is
43         Port ( a : in STD_LOGIC_VECTOR (3 downto 0);
44               b : in STD_LOGIC_VECTOR (3 downto 0);
45               sel : in STD_LOGIC_VECTOR (2 downto 0);
46               overflow : out STD_LOGIC;
47               result : out STD_LOGIC_VECTOR (3 downto 0));
48     end component;
```

```

41 --Use single_number as a decoder
42 component single_number is
43     Port ( number : in  STD_LOGIC_VECTOR (3 downto 0);
44           seg : out  STD_LOGIC_VECTOR (0 to 7));
45 end component;
46
47
48 -- clock divider signals
49 constant cnt_max : integer := 1e5;
50 signal clk_cnt : integer range 0 to cnt_max;
51 signal seg_mode, seg_mode_new : integer range 0 to 3;
52
53 begin
54 -- TODO component instances
55 ALU_instance: ALU -- (port => signal)
56     port map ( a => PI_a,
57               b => PI_b,
58               sel => PI_sel,
59               result => internal_result,
60               overflow => overflow_flag );
61
62 single_number_instance: single_number -- (port => signal)
63     port map( number => number_display,
64              seg => segment);
65
66 -- process to iterate through seg_mode
67 seg_mode_switch : process (clk)
68 begin
69     if rising_edge(clk) then
70         if (clk_cnt = cnt_max) then
71             seg_mode <= seg_mode_new;
72             clk_cnt <= 0;
73         else
74             clk_cnt <= clk_cnt + 1;
75         end if;
76     end if;
77 end process;
78
79 -- process to generate output on the four displays
80 -- TODO fill remaining parts
81 display : process (seg_mode, segment, PI_a, PI_b, internal_result
82                  , overflow_flag)
83 begin
84     if (seg_mode = 3) then
85         number_display <= PI_a; -- leftmost displays the
86             first input number
87         PO_an <= "0111"; -- 0 is on
88         PO_seg <= segment;
89         seg_mode_new <= 2;
90         -- TODO fill missing cases
91     elsif (seg_mode = 2) then

```



```

90         number_display <= PI_b; -- second-leftmost displays
           the second input number
91         PO_an <= "1011"; -- 0 is on
92         PO_seg <= segment;
93         seg_mode_new <= 1;
94     elsif (seg_mode = 1) then -- shows "F" when overflow
95         PO_an <= "1101"; -- 0 is on
96         number_display <= "0000"; -- to avoid latches
97         if(overflow_flag = '1') then
98             PO_seg <= "01110001"; -- Pattern for "F"
99         else
100             PO_seg <= "11111111";
101         end if;
102         seg_mode_new <= 0;
103     elsif (seg_mode = 0) then
104         number_display <= internal_result; -- ALU computation
           result
105         PO_an <= "1110"; -- 0 is on
106         PO_seg <= segment;
107         seg_mode_new <= 3;
108     else
109         number_display <= "0000"; -- to avoid latches
110     end if;
111 end process;
112 end Behavioral;

```

Listing 3: VHDL code for "ALU display" module

2.4 Constraints file

```

1 NET "PO_seg<0>" LOC = "L14"; # Bank = 1, Signal name = CA
2 NET "PO_seg<1>" LOC = "H12"; # Bank = 1, Signal name = CB
3 NET "PO_seg<2>" LOC = "N14"; # Bank = 1, Signal name = CC
4 NET "PO_seg<3>" LOC = "N11"; # Bank = 2, Signal name = CD
5 NET "PO_seg<4>" LOC = "P12"; # Bank = 2, Signal name = CE
6 NET "PO_seg<5>" LOC = "L13"; # Bank = 1, Signal name = CF
7 NET "PO_seg<6>" LOC = "M12"; # Bank = 1, Signal name = CG
8 NET "PO_seg<7>" LOC = "N13"; # Bank = 1, Signal name = DP
9
10 NET "PO_an<3>" LOC = "K14"; # Bank = 1, Signal name = AN3
11 NET "PO_an<2>" LOC = "M13"; # Bank = 1, Signal name = AN2
12 NET "PO_an<1>" LOC = "J12"; # Bank = 1, Signal name = AN1
13 NET "PO_an<0>" LOC = "F12"; # Bank = 1, Signal name = AN0
14
15 #add missing inputs for a,b and op selection.
16
17 NET "clk" LOC = "B8";
18
19 NET "PI_a<3>" LOC = "N3";
20 NET "PI_a<2>" LOC = "E2";
21 NET "PI_a<1>" LOC = "F3";

```

```
22 NET "PI_a<0>" LOC = "G3";
23 NET "PI_b<3>" LOC = "B4";
24 NET "PI_b<2>" LOC = "K3";
25 NET "PI_b<1>" LOC = "L3";
26 NET "PI_b<0>" LOC = "P11";
27 NET "PI_sel<2>" LOC = "M4";
28 NET "PI_sel<1>" LOC = "C11";
29 NET "PI_sel<0>" LOC = "G12";
```

Listing 4: Constraints file for ALU display

3 RTL schematic




Figure 11: RTL schematic for ALU Display: Output=0