

ADVANCED DIGITAL LOGIC ENGR – UH 2310

Lab 3

GROUP 1 SPRING, 2025

This report is entirely our own work, and we have kept a copy for our own records. We are aware of the University's policies on cheating, plagiarism, and the resulting consequences of their breach.

Submitted by:

Name	Net ID
Damiane Kapanadze	dk4770
Seoyoon Jung	sj4260
Sipan Hovsepian	sh7437

Contents

1	Result	S:	2
	1.1	Task 1:	2
	1.2	Task 2:	2
2	VHDL	code of Task 1 modules	3
	2.1	mainTask1 module	3
	2.2	Single number module	4
		Constraints file	
3	Task 2		7
	3.1	mainTask2 module	7
		single number	
	3.3	Constraints file	0

1 Results:


1.1 Task 1:

click the image for video:



1.2 Task 2:

click the image for video:



2 VHDL code of Task 1 modules

2.1 mainTask1 module

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 use IEEE. NUMERIC_STD. ALL;
 entity mainTask1 is
      Port (
              num2Display : out STD_LOGIC_VECTOR (3 downto 0); --
         output for LED representation
              Reset : in STD_LOGIC;
              clk: in STD_LOGIC;
              PO_seg : out STD_LOGIC_VECTOR (0 to 7); -- output
10
                 for each segment display
              PO_an : out STD_LOGIC_VECTOR (3 downto 0)); --
11
                 output for choice of display
 end mainTask1;
15 architecture Behavioral of mainTask1 is
 --Use component single_number as a decoder
18 component single_number is
      Port ( number : in STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
         representation of 1 to F
              seg : out STD_LOGIC_VECTOR (0 to 7)); -- decoded 8-
20
                 bit representation to be displayed on seven-seg
 end component;
21
23 -- clock divider signals
24 constant cnt_max : integer := 5*1e7; -- clock is at 50MHZ, so we
     need 5* 10^7 clock cycles to make 1Hz (=1cycle/sec)
 signal clk_cnt : integer range 0 to cnt_max;
27 -- Internal signals
28 signal number2disp: STD_LOGIC_VECTOR (3 downto 0);
29 signal segment: STD_LOGIC_VECTOR (7 downto 0);
30
31
32 begin
33 -- Component instance (port => signal)
34 single_number_instance: single_number
      port map(
                  number => number2disp,
35
                  seg => segment);
36
37
 -- Process to iterate through seg_mode
39 seg_mode_switch : process (clk, Reset)
      begin
40
          if rising_edge(clk) then
41
```

```
if (Reset = '1') then -- if reseting
                    number2disp <= "0000";</pre>
43
                    -- the reset button may not be instant upon
44
                       pressing since it is reflected upon each
                       cyclewe are checking it in every 1 second
                    -- this issue is fixed in Task 2 by using another
45
                        variable
               end if;
47
               if (clk_cnt = cnt_max) then -- increment number every
48
                    1 second
                    if(number2disp = "1111") then -- if max number
49
                       (15), reset to 0
                        number2disp <= "0000";</pre>
                    else -- if not, increment by 1
51
                        number2disp <= std_logic_vector (unsigned(</pre>
52
                           number2disp) + 1);
                    end if;
53
                    -- display number
54
                    num2Display <= number2disp;</pre>
                    PO_an <= "1110";
                    PO_seg <= segment;
57
                    clk_cnt <= 0; --reset clock timer</pre>
58
               else
59
               clk_cnt <= clk_cnt + 1;</pre>
                    end if;
           end if;
 end process;
63
 end Behavioral;
```

Listing 1: VHDL code for mainTask1 module

2.2 Single number module

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
4 entity single_number is
      Port (
                           STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
             number : in
         input vector
              seg : out STD_LOGIC_VECTOR (0 to 7)); -- 8-bit
                 output vector
7 end single_number;
9 architecture Behavioral of single_number is
10
11 begin
12 -- purpose: decodes compoted ALU result into binary for 7-seg
    display
process (number)
```

```
begin
14
          case number is
                   -- A_B_C_D_E_F_G_DP; 0=on, 1=off, DP 0=negative
16
              when "0000" => seg <= "00000011"; -- 0
17
              when "0001" => seg <= "10011111"; -- 1
18
              when "0010" => seg <= "00100101"; -- 2
19
              when "0011" => seg <= "00001101"; -- 3
20
              when "0100" => seg <= "10011001"; -- 4
              when "0101" => seg <= "01001001"; -- 5
              when "0110" => seg <= "01000001"; -- 6
23
              when "0111" => seg <= "00011111"; -- 7
24
              when "1000" => seg <= "00000001"; -- 8
25
              when "1001" => seg <= "00001001"; -- 9
26
              when "1010" => seg <= "00010001"; -- A
              when "1011" => seg <= "11000001"; -- b
              when "1100" => seg <= "01100011"; -- C
29
              when "1101" => seg <= "10000101"; -- d
30
              when "1110" => seg <= "01100001"; -- E
31
              when "1111" => seg <= "01110001"; -- F
32
              when others => seg <= "11111111"; -- All segments off
                  for undefined input
          end case;
34
      end process;
35
36 end Behavioral;
```

Listing 2: VHDL code for $single_number module$

2.3 Constraints file

```
1 NET "PO_seg <0 > " LOC = "L14"; # Bank = 1, Signal name = CA
 NET "PO_seg <1>" LOC = "H12"; # Bank = 1, Signal name = CB
3 NET "PO_seg <2 > " LOC = "N14"; # Bank = 1, Signal name = CC
4 NET "PO_seg <3>" LOC = "N11"; # Bank = 2, Signal name = CD
5 NET "PO_seg <4>" LOC = "P12"; # Bank = 2, Signal name = CE
6 NET "PO_seg <5>" LOC = "L13"; # Bank = 1, Signal name = CF
 NET "PO_seg<6>" LOC = "M12"; # Bank = 1, Signal name = CG
 NET "PO_seg<7>" LOC = "N13"; # Bank = 1, Signal name = DP
10 NET "PO_an <3>" LOC = "K14"; # Bank = 1, Signal name = AN3
11 NET "PO_an <2>" LOC = "M13"; # Bank = 1, Signal name = AN2
12 NET "PO_an <1>" LOC = "J12"; # Bank = 1, Signal name = AN1
 NET "PO_an <0>" LOC = "F12"; # Bank = 1, Signal name = ANO
15 NET "clk" LOC = "B8";
17 #LEDS
18 NET "num2Display <3>" LOC = "P6";
19 NET "num2Display <2>" LOC = "P7";
20 NET "num2Display <1>" LOC = "M11";
21 NET "num2Display <0>" LOC = "M5";
22 #Reset button
```

```
NET "Reset" LOC = "G12";
```

Listing 3: Constraints file for Task 1

3 Task 2

3.1 mainTask2 module

```
1 library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 -- Uncomment the following library declaration if using
 -- arithmetic functions with Signed or Unsigned values
6 use IEEE.NUMERIC_STD.ALL;
 -- Uncomment the following library declaration if instantiating
 -- any Xilinx primitives in this code.
10 --library UNISIM;
 --use UNISIM. VComponents.all;
 entity mainTask2 is
13
     Port ( num2Display : out STD_LOGIC_VECTOR (3 downto 0); --
14
         output for LED representation
             Reset : in STD_LOGIC;
              clk: in STD_LOGIC;
              PO_seg : out STD_LOGIC_VECTOR (0 to 7); -- output
17
                 for each segment display
              PO_an : out STD_LOGIC_VECTOR (3 downto 0)); --
18
                 output for choice of display unit
 end mainTask2;
21
22 architecture Behavioral of mainTask2 is
24 -- Use component single_number as a decoder
 component single_number is
      Port ( number : in STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
          representation of 1 to 9
              seg : out
                        STD_LOGIC_VECTOR (0 to 7)); -- decoded 8-
                 bit representation to be displayed on seven-seg
28 end component;
30 -- Clock divider signals
31 constant cnt_max : integer := 5*1e7; -- clock is at 50MHz, so we
    need 5*10^7 clock cycles
32 signal clk_cnt : integer range 0 to cnt_max; -- for keeping track
     of 1 sec cycle
signal seg_mode, seg_mode_new : integer range 0 to 3; --
     selection of seven-segment unit
34 signal clk_cnt_sync : integer range 0 to 1e5; -- for visually
     synchronizing digits
36 -- Internal signals
signal number2disp: STD_LOGIC_VECTOR (3 downto 0);
38 signal segment: STD_LOGIC_VECTOR (7 downto 0);
```

```
40
41 begin
_{42}| --Component instance (port => signal)
43 single_number_instance: single_number
      port map(
                   number => number2disp,
44
                    seg => segment);
45
 --Process to track time
 seg_mode_switch : process (clk, Reset, seg_mode_new)
49
 begin
      if rising_edge(clk) then
50
           -- visually synchronize digits
51
           if (clk_cnt_sync = 1e5) then
               seg_mode <= seg_mode_new;</pre>
53
               clk_cnt_sync <=0;</pre>
               -- if reset button,
55
               if (Reset = '1') then
56
                    number2disp <= "0000";</pre>
               end if;
           else
               clk_cnt_sync <= clk_cnt_sync + 1;</pre>
60
           end if;
61
62
           -- Increment number
           if (clk_cnt = cnt_max) then
               clk_cnt <= 0;</pre>
65
               if (number2disp = "1111") then -- if it hits maximum
66
                  number (15), reset to 0
                   number2disp <= "0000";</pre>
67
               else -- if not, increment by 1
                    number2disp <= std_logic_vector (unsigned(</pre>
69
                       number2disp) + 1);
               end if:
70
           else clk_cnt <= clk_cnt + 1;</pre>
71
           end if;
72
73
74 end if;
 end process;
 -- Process to generate output on the displays
78 display : process (seg_mode, segment, number2disp)
 begin
      if (seg_mode = 1) then -- display the tens
80
           PO_an <= "1101"; -- activated unit
           num2Display <= "0000"; -- to avoid latches, in reality</pre>
82
              this doens't matter since we are overriding the Po_seg
               anyway
           if (unsigned(number2disp) > 9) then
83
               -- activated segments (PO_seg) for tens is set as 1
84
                  or 0 based on value
```

```
PO_seg <= "10011111"; -- if two-digits number, show 1
85
           else
                PO_seg <= "00000011"; -- if one-digit number, show 0
87
           end if;
88
89
           seg_mode_new <= 0;
90
91
       elsif (seg_mode = 0) then -- display the ones
           PO_an <= "1110"; -- activated unit
           num2Display <= number2disp; -- display the number</pre>
94
           PO_seg <= segment; -- activated segments (PO_seg) for
95
              ones follows the number counts
           seg_mode_new <= 1;</pre>
96
       else
           num2Display <= "0000"; -- to avoid latches</pre>
       end if;
99
100
101 end process;
102 end Behavioral;
```

Listing 4: main module for Task 2

3.2 single number

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 entity single_number is
                           STD_LOGIC_VECTOR (3 downto 0);
              number : in
              seg : out STD_LOGIC_VECTOR (0 to 7));
 end single_number;
 architecture Behavioral of single_number is
10
 begin -- seg => segment (here, segment is the ones digit)
11
      process(number)
12
      begin
          case number is
          -- A_B_C_D_E_F_G_DP; O=on, 1=off, DP O=negative
15
              when "0000" => seg <= "00000011"; -- 0
16
              when "0001" => seg <= "10011111"; -- 1
17
              when "0010" => seg <= "00100101"; -- 2
18
              when "0011" => seg <= "00001101"; -- 3
19
              when "0100" => seg <= "10011001"; -- 4
20
              when "0101" => seg <= "01001001"; -- 5
21
              when "0110" => seg <= "01000001"; -- 6
22
              when "0111" => seg <= "00011111"; -- 7
23
              when "1000" => seg <= "00000001"; -- 8
              when "1001" => seg <= "00001001"; -- 9
              when "1010" => seg <= "00000011"; -- 0
26
                 directly display the last digit of the number
```

```
instead of changing the value of number
              when "1011" => seg <= "10011111"; -- 1
              when "1100" => seg <= "00100101"; -- 2
28
              when "1101" => seg <= "00001101"; -- 3
29
              when "1110" => seg <= "10011001"; -- 4
30
              when "1111" => seg <= "01001001"; -- 5
31
              when others => seg <= "11111111"; -- 6 All segments
32
                 off for undefined input
          end case;
      end process;
34
35 end Behavioral;
```

Listing 5: single_number module

3.3 Constraints file

```
NET "PO_seg<0>" LOC = "L14"; # Bank = 1, Signal name = CA
 NET "PO_seg<1>" LOC = "H12"; # Bank = 1, Signal name = CB
 NET "PO_seg<2>" LOC = "N14"; # Bank = 1, Signal name = CC
 NET "PO_seg <3>" LOC = "N11"; # Bank = 2, Signal name = CD
5 NET "PO_seg <4>" LOC = "P12"; # Bank = 2, Signal name = CE
 NET "PO_seg<5>" LOC = "L13"; # Bank = 1, Signal name = CF
7 NET "PO_seg <6>" LOC = "M12"; # Bank = 1, Signal name = CG
 NET "PO_seg <7>" LOC = "N13"; # Bank = 1, Signal name = DP
10 NET "PO_an <3>" LOC = "K14"; # Bank = 1, signal name = AN3
 NET "PO_an <2>" LOC = "M13"; # Bank = 1, Signal name = AN2
12 NET "PO_an <1>" LOC = "J12"; # Bank = 1, Signal name = AN1
 NET "PO_an <0>" LOC = "F12"; # Bank = 1, Signal name = ANO
 NET "clk" LOC = "B8";
16
17 #LEDS
18 NET "num2Display <3>" LOC = "P6";
19 NET "num2Display <2>" LOC = "P7";
 NET "num2Display<1>" LOC = "M11";
NET "num2Display <0>" LOC = "M5";
23 #Reset button
24 NET "Reset" LOC = "G12";
```

Listing 6: Constraints file for Task 2 is the same as Task 1