

ADVANCED DIGITAL LOGIC ENGR – UH 2310

Lab 2

GROUP 1 SPRING, 2025

This report is entirely our own work, and we have kept a copy for our own records. We are aware of the University's policies on cheating, plagiarism, and the resulting consequences of their breach.

Submitted by:

Name	Net ID
Damiane Kapanadze	dk4770
Seoyoon Jung	sj4260
Sipan Hovsepian	sh7437

Contents

1	Snapsl	not of 8 ALU operations
	1.1	AND bitwise
	1.2	OR bitwise
	1.3	ADD on signed numbers
	1.4	SUB on signed numbers
	1.5	ROR Rotate right
	1.6	SLL Shift Left Logical
	1.7	SRL Shift Right Logical
	1.8	SRA Shift Right Arithmetic
	1.9	ADD on signed numbers with overflow
	1.10	SUB on signed numbers with overflow
2	VHDL	code of all modules
	2.1	ALU module
	2.2	Single number module
	2.3	ALU display module
	2.4	Constraints file
3	RTL s	chmatic

1 Snapshot of 8 ALU operations

 $\underline{\text{Click to watch video demonstration}}$

1.1 AND bitwise




Figure 1: 0110 AND 0011 = 0010

1.2 OR bitwise



Figure 2: 0110 OR 0011 = 0111

1.3 ADD on signed numbers




Figure 3: 0010(2) + 0011(3) = 5

1.4 SUB on signed numbers




Figure 4: 0110 (6)- 0011 (3) = 3

1.5 ROR Rotate right




Figure 5: 6 (0110) ROR by 3 = 1100 (-4)

1.6 SLL Shift Left Logical



Figure 6: 6 (0110) SLL by 3 = 0000 (0)

1.7 SRL Shift Right Logical




Figure 7: 6 (0110) SRL by 3 = 0000 (0)

1.8 SRA Shift Right Arithmetic




Figure 8: -1 (1110) SRA 3

1.9 ADD on signed numbers with overflow




Figure 9: 0110 (6) + 0011 (3) = 1001 (9)out of range, overflow

1.10 SUB on signed numbers with overflow




Figure 10: 1010 (-6) - 0011(3) = -9 out of range, overflow

2 VHDL code of all modules

2.1 ALU module

```
library IEEE;
      use IEEE.STD_LOGIC_1164.ALL;
      -- Uncomment the following library declaration if using
      -- arithmetic functions with Signed or Unsigned values
  6 use IEEE.NUMERIC_STD.ALL;
      -- Uncomment the following library declaration if instantiating
      -- any Xilinx primitives in this code.
10 --library UNISIM;
      --use UNISIM. VComponents.all;
      entity ALU is
13
                      Port ( a : in STD_LOGIC_VECTOR (3 downto 0); -- 4-bit input
14
                                      number
                                                      b : in STD_LOGIC_VECTOR (3 downto 0); -- 4-bit input
                                                                     number
                                                      sel : in STD_LOGIC_VECTOR (2 downto 0); -- 3-bit
16
                                                                 selection line
                                                      overflow: out STD_LOGIC;
17
                                                      result : out STD_LOGIC_VECTOR (3 downto 0));
19 end ALU;
21 architecture Behavioral of ALU is
22
       -- Internal signals
23
24 signal temp_sum, temp_diff : STD_LOGIC_VECTOR (3 downto 0); -- to
                      check overflow during sum/sub
25
26 begin
      -- Overflow detection for ADD, SUB
temp_sum <= std_logic_vector(signed(a)+signed(b));</pre>
temp_diff <= std_logic_vector(signed(a)-signed(b));</pre>
31 -- Process to check overflow
32 overflow_checker: process (a,b,sel, temp_sum, temp_diff)
33 begin
                                                                                             --if addition is selected
      if sel = "010" then
                      if ((a(3)='0' and b(3)='0' and temp_sum(3)='1') or ((a(3)='1') and temp_sum(3)='1') or ((a(3)='1') and temp_sum(3)='1') or ((a(3)='0' and b(3)='0' and temp_sum(3)='1') or ((a(3)='0' and temp_sum(3)='0' and temp_sum(3)='1') or ((a(3)='0' and temp_sum(3)='0' and temp_sum(3)
                                      and b(3)='1' and temp_sum(3)='0'))) then
                                      overflow <= '1'; --overflow condition</pre>
36
                      else
37
                                       overflow <= '0';</pre>
38
                       end if;
                                                                            --close inner if
_{40} elsif sel = "011" then
                                                                                                           --if subtraction is selected
                      if ((a(3)='0' and b(3)='1' and temp_diff(3)='0') or ((a(3)='0') and b(3)='1') and temp_diff(3)='0') or ((a(3)='0') and b(3)='1') and temp_diff(3)='0') or ((a(3)='0') and b(3)='1') and temp_diff(3)='0') or ((a(3)='0') and b(3)='0') or ((a(3)='0') and
                                 ='1' and b(3)='0' and temp_diff(3)='0'))) then
```

```
overflow <= '1'; --overflow condition</pre>
43
      else
          overflow <= '0';</pre>
44
      end if;
                  -- close inner if
45
 else
46
      overflow <= '0'; -- to avoid latches
47
 end if; --close outer if
 end process;
 -- ALU operations
51
 with sel select result <=
          std_logic_vector(a and b) when "000",
                                                  --AND (bitwise)
53
          std_logic_vector(a or b) when "001",
                                                   --OR (bitwise)
54
          temp_sum when "010", --ADD (on signed numbers)
          temp_diff when "011", --SUB (on signed numbers)
56
          std_logic_vector(rotate_right(signed(a),to_integer(signed
57
             (b)))) when "100", --ROR(rotate right)
          std_logic_vector(shift_left(unsigned(a),to_integer(signed
58
             (b)))) when "101", --SLL(Shift left logical)
          std_logic_vector(shift_right(unsigned(a),to_integer(
             signed(b)))) when "110", --SRL(Shift right logical)
          std_logic_vector(shift_right(signed(a), to_integer(signed))
60
             (b)))) when "111", --SRA(Shift right arithmetic)
          (others => 'X') when others;
63 end Behavioral;
64
65
 --000
         AND
 --001
         OR
67
 --010
        ADD
 --011
         SUB
 --100
        ROR(rotate right)
         SLL(Shift left logical) : multiplying by 2^b, unsigned
 --101
         SRL(Shift right logical) : dividing by 2^b, unsigned
 --110
 --111
         SRA(Shift right arithmetic): dividing by 2^b, preserve
     sign
```

Listing 1: VHDL code for "ALU" module

Note: SRL vs. SRA

SRL places 0 on the MSB of shifted number, while SRA places the original MSB to the shifted MSB to preserve the sign. Thus, SRA performs arithmetic integer division.

2.2 Single number module

Listing 2: VHDL code for "single number" module

2.3 ALU display module

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 -- Uncomment the following library declaration if using
 -- arithmetic functions with Signed or Unsigned values
 --use IEEE.NUMERIC_STD.ALL;
 -- Uncomment the following library declaration if instantiating
9 -- any Xilinx primitives in this code.
10 --library UNISIM;
 --use UNISIM. VComponents.all;
13 entity ALU_display is
      Port (
              clk : in STD_LOGIC; -- clock
              PI_a : in STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
15
                 input
              PI_b : in
                         STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
16
              PI_sel : in STD_LOGIC_VECTOR (2 downto 0); -- 3-bit
17
                 selection
              PO_seg : out STD_LOGIC_VECTOR (0 to 7); -- number to
                  display, by using "single_number"
              PO_an : out STD_LOGIC_VECTOR (3 downto 0)); -- anode
19
                  selection, choice of which 7seg display unit to
20 end ALU_display;
22 architecture Behavioral of ALU_display is
 -- TODO component declarations, along with signals as needed
26 -- Internal signals
27 signal overflow_flag: STD_LOGIC; -- overflow detection
28 signal internal_result: STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
    ALU computation results
29 signal number_display: STD_LOGIC_VECTOR (3 downto 0); -- 4-bit
     representation of the number to be displayed
signal segment: STD_LOGIC_VECTOR (7 downto 0); -- 8-bit
    representation of the number to be displayed
31
  -- Use ALU as a component
 component ALU is
      Port ( a : in STD_LOGIC_VECTOR (3 downto 0);
              b : in STD_LOGIC_VECTOR (3 downto 0);
              sel : in STD_LOGIC_VECTOR (2 downto 0);
36
              overflow : out STD_LOGIC;
37
              result : out STD_LOGIC_VECTOR (3 downto 0));
 end component;
40
```

```
41 -- Use single_number as a decoder
42 component single_number is
      Port ( number : in STD_LOGIC_VECTOR (3 downto 0);
               seg : out STD_LOGIC_VECTOR (0 to 7));
 end component;
46
47
48 -- clock divider signals
49 constant cnt_max : integer := 1e5;
signal clk_cnt : integer range 0 to cnt_max;
signal seg_mode, seg_mode_new : integer range 0 to 3;
52
53 begin
_{54} -- TODO component instances
55 ALU_instance: ALU -- (port => signal)
      port map ( a => PI_a,
                   b \Rightarrow PI_b,
57
                   sel => PI_sel,
58
                   result => internal_result,
59
                   overflow => overflow_flag );
60
62 single_number_instance: single_number -- (port => signal)
          port map( number => number_display,
63
                       seg => segment);
64
 -- process to iterate through seg_mode
seg_mode_switch : process (clk)
68 begin
          if rising_edge(clk) then
69
               if (clk_cnt = cnt_max) then
70
                            seg_mode <= seg_mode_new;</pre>
                            clk_cnt <= 0;</pre>
               else
73
                            clk_cnt <= clk_cnt + 1;</pre>
74
                   end if;
75
          end if;
76
 end process;
 -- process to generate output on the four displays
 -- TODO fill remaining parts
 display : process (seg_mode, segment, PI_a, PI_b, internal_result
81
     , overflow_flag)
      begin
          if (seg_mode = 3) then
83
               number_display <= PI_a; -- leftmost displays the</pre>
                  first input number
               PO_an <= "0111"; -- 0 is on
85
               PO_seg <= segment;
86
               seg_mode_new <= 2;
          -- TODO fill missing cases
88
          elsif (seg_mode = 2) then
89
```

```
number_display <= PI_b; -- second-leftmost displays</pre>
90
                   the second input number
                PO_an <= "1011"; -- 0 is on
91
                PO_seg <= segment;
92
                seg_mode_new <= 1;</pre>
93
           elsif (seg_mode = 1) then -- shows "F" when overflow
94
                PO_an <= "1101"; -- 0 is on
95
                number_display <= "0000"; -- to avoid latches</pre>
                if(overflow_flag = '1') then
97
                     PO_seg <= "01110001"; -- Pattern for "F"
98
                else
99
                     PO_seg <= "11111111";
100
                end if;
101
                seg_mode_new <= 0;
           elsif (seg_mode = 0) then
103
                number_display <= internal_result; -- ALU computation</pre>
104
                     result
                PO_an <= "1110"; -- 0 is on
105
                PO_seg <= segment;
106
                seg_mode_new <= 3;
107
           else
108
                number_display <= "0000"; -- to avoid latches</pre>
109
           end if;
110
       end process;
111
112 end Behavioral;
```

Listing 3: VHDL code for "ALU display" module

2.4 Constraints file

```
2 NET "PO_seg <1>" LOC = "H12"; # Bank = 1, Signal name = CB
3 NET "PO_seg <2>" LOC = "N14"; # Bank = 1, Signal name = CC
4 NET "PO_seg <3 > " LOC = "N11"; # Bank = 2, Signal name = CD
 NET "PO_seg<4>" LOC = "P12"; # Bank = 2, Signal name = CE
6 NET "PO_seg <5 > " LOC = "L13"; # Bank = 1, Signal name = CF
7 NET "PO_seg <6>" LOC = "M12"; # Bank = 1, Signal name = CG
 NET "PO_seg <7>" LOC = "N13"; # Bank = 1, Signal name = DP
10 NET "PO_an <3>" LOC = "K14"; # Bank = 1, Signal name = AN3
11 NET "PO_an <2>" LOC = "M13"; # Bank = 1, Signal name = AN2
12 NET "PO_an <1>" LOC = "J12"; # Bank = 1, Signal name = AN1
13 NET "PO_an <0>" LOC = "F12"; # Bank = 1, Signal name = ANO
#add missing inputs for a,b and op selection.
17 NET "clk" LOC = "B8";
19 NET "PI_a < 3 > " LOC = "N3";
20 NET "PI_a < 2 > " LOC = "E2";
21 NET "PI_a<1>" LOC = "F3";
```

```
22 NET "PI_a < 0 > " LOC = "G3";
23 NET "PI_b < 3 > " LOC = "B4";
24 NET "PI_b < 2 > " LOC = "K3";
25 NET "PI_b < 1 > " LOC = "L3";
26 NET "PI_b < 0 > " LOC = "P11";
27 NET "PI_sel < 2 > " LOC = "M4";
28 NET "PI_sel < 1 > " LOC = "C11";
29 NET "PI_sel < 0 > " LOC = "G12";
```

Listing 4: Constraints file for ALU display

3 RTL schmatic




Figure 11: RTL schematic for ALU Display: Output=0