


$$\text{If}((\text{ID/EX}.ReqWrite = \text{IF/ID}.Rs) \text{ and } \text{ID/EX}.memRead)$$
  
 make all ID/EX central signals zero  

$$PC\ write = 0$$
  

$$\text{IF/ID}.write = 0$$
  

$$\text{If}(\text{inst} = \text{branch eq}) \text{ and } (read1 = read2)$$
  

$$\text{If/ID}.flush = 1$$



$$\text{second\_forward A} = (\text{Mem/WB}.ReqWrite = 1) \text{ and } (\text{Mem/WB}.Rd = \text{ID/EX}.Rs) \text{ and } (\text{Mem/WB}.Rd \neq c)$$

$$\text{third\_forward A} = (\text{EX/Mem}.ReqWrite = 1) \text{ and } (\text{EX/Mem}.Rd = \text{ID/EX}.Rs) \text{ and } (\text{EX/Mem}.Rd \neq c) \text{ and } \neg \text{second\_forward A}$$

$$\text{if}(\text{second\_forward A}) \text{alu\_src\_a} = 1$$

$$\text{if}(\text{third\_forward A}) \text{alu\_src\_a} = 2$$

$$\text{second\_forward B} = (\text{Mem/WB}.ReqWrite = 1) \text{ and } (\text{Mem/WB}.Rd = \text{ID/EX}.Rt) \text{ and } (\text{Mem/WB}.Rd \neq c)$$

$$\text{third\_forward B} = (\text{EX/Mem}.ReqWrite = 1) \text{ and } (\text{EX/Mem}.Rd = \text{ID/EX}.Rt) \text{ and } (\text{EX/Mem}.Rd \neq c) \text{ and } \neg \text{second\_forward B}$$

If/ID req: { pc+4  
inst\_mem

ID/EX req: { WB Control signals  
Mem Control signals  
Ex Control signals  
regfile read1  
regfile read2  
imm  
r<sub>t</sub>  
r<sub>d</sub>  
r<sub>s</sub>

EX/Mem req: { WB Control signals  
Mem Control signals  
ALU result  
mem write data  
Reg dest

Mem/WB req: { WB Control signals  
memory read data  
ALU result  
Reg dest