

Experiment #3 - Function Generator


Sepehr Azardar
810199357

Amirhossein
Kahrobaeian
810199478

1.DAC

```
1 module Dac(clk,rst,in,out);
2   input clk,rst;
3   input [7:0] in;
4   reg cnt_num;
5   output reg out;
6   always@(posedge rst,posedge clk) begin
7     if(rst) cnt_num <= 8'b0;
8     else cnt_num <= cnt_num + 1;
9   end
10  always@(cnt_num) begin
11    if(cnt_num < in)
12      out = 1'b1;
13    else
14      out = 1'b0;
15  end
16 end
17 endmodule
```

Verilog code for the Waveform Generator



AMP VERILOG

```
1 module Amp(num,sel,out);
2   input [7:0] num;
3   output [7:0] out;
4   input [1:0] sel;
5   assign out = (sel==2'b00) ? num :
6               (sel==2'b01) ? num<<1 :
7               (sel==2'b10) ? num<<2 : num;
8 end
9 endmodule
```

ROM COUNTER VERILOG


```
1 module RomCounter(clk,rst,inc_val,cnt_num);
2   input rst,clk;
3   input [1:0] inc_val;
4   output reg [7:0] cnt_num;
5   always @(posedge clk,posedge rst) begin
6     if(rst) cnt_num <= 8'b0;
7     else cnt_num <= {6'b0,inc_val} + cnt_num ;
8   end
9 endmodule
```

```


7  module funGen(sel,clk,rst,out);
8      input [1:0] sel;
9      input clk,rst;
10     output reg [7:0] out;
11     wire [7:0] cnt_num,pulse,tri_out,rham,sin,rampb_out;
12     Counter cnt1(clk,rst,cnt_num);
13     triangle triangle1(cnt_num,tri_out);
14     GenPulse pulse1(cnt_num,pulse);
15     ramb rham_boy( cnt_num, rampb_out);
16     always @(cnt_num,rst,sel) begin
17         out = 8'b0;
18         case (sel)
19             pulse: out = pulse;
20             triangle: out = tri_out;
21             rham: out = rampb_out;
22             default: out = pulse;
23         endcase
24         if(rst) out=8'b0;
25     end
26 endmodule
27
28 module GenPulse(cnt_num,pulse);
29     input [7:0] cnt_num;
30     output [7:0] pulse;
31     assign pulse = (cnt_num <= 127) ? 8'b0 : 8'b11111111;
32 endmodule
33
34 module Counter(clk,rst,cnt_num);
35     input rst,clk;
36     output reg [7:0] cnt_num;
37     always @(posedge clk,posedge rst) begin
38         if(rst) cnt_num <= 8'b0;
39         else cnt_num <= cnt_num + 1;
40     end
41 endmodule
42
43 module triangle( input [7:0] cnt, output reg [7:0] out);
44
45     always@(cnt) begin
46         if (cnt < 8'b 10000000)
47             out <= ( cnt << 1 );
48         else
49             out <= 8'd 255 - ((cnt - 8'b10000000)<<1);
50
51     end
52
53 endmodule
54
55 module ramb(input [7:0] cnt, output [7:0] out);
56     assign out = (cnt < 8'd128) ? ( cnt[0] ? (cnt + 8'd127) : -(cnt + 8'd127) ) :
57         ( cnt[0] ? (8'd255 - (cnt - 8'd127)) : -(8'd255 - (cnt - 8'd127)) );
58 endmodule

```


Triangle



Rhomboid



Square



quartus flow summary

Flow Summary	
<<Filter>>	
Flow Status	Successful - Sat May 28 15:40:57 2022
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	funGen
Top-level Entity Name	main_funGen
Family	Cyclone IV E
Total logic elements	136 / 6,272 (2 %)
Total registers	26
Total pins	55 / 92 (60 %)
Total virtual pins	0
Total memory bits	2,048 / 276,480 (< 1 %)
Embedded Multiplier 9-bit elements	0 / 30 (0 %)
Total PLLs	0 / 2 (0 %)
Device	EP4CE6E22C6
Timing Models	Final

[illegible]