


Experiment #2 - FPGA Realization of Radix-4 Multiplier

Sepehr Azardar
810199357

Amirhossein
Kahrobaeian
810199478

1- RTL DESIGN AND SIMULATION

DATA PATH AND CONTROLLER



DATA PATH VERILOG

```

1 timescale 1ns/1ns
2 module DP(input clk,pr_rst, rst, shen, ldA, ldA1, ldBm, ldB1, ldP, lastbit, input [7:0] A, output [31:0] o
3
4 wire wml;
5 wire [2:0] sel;
6 wire [16:0] regA;
7 wire [15:0] regB, wml, wp, wadd;
8 assign sel = regA[2:0];
9
10 Reg17 RegA(.data(A), .clk(clk), .rst(rst), .ldm(ldA), .ldl(ldA1), .lastbit(lastbit),
11 .shen(shen), .shdata(wadd[1:0]), .w(regA));
12
13 Reg16 RegB(.data(B), .clk(clk), .rst(rst), .ldm(ldBm), .ldl(ldB1), .w(regB));
14
15 RegP P(.data(wadd[15], wadd[15], wadd[15:2]), .clk(clk), .rst(rst), .ld(ldP), .w(wp));
16
17 MUX8to1 m1(.A(16'b0), .B(regB), .C(regB), .D(regB << 1), .E(~(regB << 1)),
18 .F(~regB), .G(~regB), .H(16'b0), .s(sel), .w(wml));
19
20 MUX8to1_lbit m2(.A(1'b0), .B(1'b0), .C(1'b0), .D(1'b0), .E(1'b1),
21 .F(1'b1), .G(1'b1), .H(1'b0), .s(sel), .w(wm2));
22
23 AddSub Adder(.A(wml), .B(wp), .ci(wm2), .co(), .w(wadd));
24 assign out = {wp, regA[16:1]};
25
26 endmodule

```

CONTROLLER VEILOG

```

1 module controller(clk,rst,start,get,ready,A_ldlA,B_ldlA,B_ldlB,pr_rst,last_bit,pr_ld,shift_en)
2 input clk,rst,start,get;
3 output reg ready,A_ldlA,B_ldlA,B_ldlB,pr_rst,last_bit,pr_ld,shift_en;
4 reg cnt_rst,cnt_en;
5 wire cnt_co;
6 counter count1(.rst(cnt_rst),.en(cnt_en),.co(cnt_co),.clk(clk));
7 reg [3:0] ps=0,ns;
8 always @(ps,start,get,rst,cnt_co) begin
9 ns = 0;
10 (ready,A_ldlA,B_ldlA,B_ldlB,pr_rst,last_bit,pr_ld,shift_en,cnt_rst) = 10'b0;
11 if(rst) begin
12 ps = 's; cnt_rst = 1'b1;
13 end
14 case (ps)
15 's: ns = (start == 1) ? 's : 'w1;
16 'w1: ns = (get == 0) ? 'w1 : 'a_lsb;
17 'a_lsb: begin ns = (get == 1) ? 'a_lsb : 'w2; A_ldlA = 1; end
18 'w2: ns = (get == 0) ? 'w2 : 'a_msb;
19 'a_msb: begin ns = (get == 1) ? 'a_msb : 'w3; A_ldlB = 1; end
20 'w3: ns = (get == 0) ? 'w3 : 'b_lsb;
21 'b_lsb: begin ns = (get == 1) ? 'b_lsb : 'w4; B_ldlA = 1; end
22 'w4: ns = (get == 0) ? 'w4 : 'b_msb;
23 'b_msb: begin ns = (get == 1) ? 'b_msb : 'init; B_ldlB = 1; end
24 'init: begin ns = 'cal; pr_rst = 1; last_bit = 1; cnt_rst = 1; end
25 'cal: begin ns = (cnt_co == 1) ? 'finish : 'cal; (cnt_en, pr_ld, shift_en) = 3'b11; end
26 'finish: begin ns = 's; ready = 1'b1; end
27 endcase
28 end
29 always @(posedge clk,posedge rst) begin
30 if(rst)
31 ps <= 's;
32 else
33 ps <= ns;
34 end
35 endmodule

```


BOOTH MULTIPLIER

```

1 timescale 1ns/1ns
2 module booth(in,start,clk,rst,ready,out28,get);
3 input [7:0] in;
4 input start,rst,clk,get;
5 output ready;
6 output [0:27] out28;
7 wire [15:0] out;
8 wire shen,ldA,ldA1,ldBm,ldB1,ldP,lastbit,pr_rst;
9 wire [7:0] A,B;
10 wire [31:0] out32;
11 assign out = out32[15:0];
12
13 DP DP1(.clk(clk),.pr_rst(pr_rst),.rst(rst),.shen(shen),.ldA(ldA),.ldA1(ldA1),
14 .ldBm(ldBm),.ldB1(ldB1),.ldP(ldP),.lastbit(lastbit),.A(in),.B(in),.out(out32));
15
16 controller CU(.clk(clk),.rst(rst),.start(start),.get(get),.ready(ready),.A_ldlA(ldA),.A_ldlB(ldA),.B_ldlB(ldB1),.B_ldlA(ldBm),
17 .lastbit(lastbit),.pr_ld(ldP),.shift_en(shen));
18
19 wire [0:6] d1,d2,d3,d4;
20 Hxdisplay h1( out[15:12], d1);
21 Hxdisplay h2( out[11:8], d2);
22 Hxdisplay h3( out[7:4], d3);
23 Hxdisplay h4( out[3:0], d4);
24 assign out28 = {d1,d2,d3,d4};
25
26 endmodule


```

SIGNED MULTIPICION




as you can see we first load lsb and after that msb for each operand. the 8 lower bits is negative -7;
 and the upper 8 bit is 8'b11111111;
 and the same goes for the second operand;
 finally the result is $-7 * -8 = 56$ which is correct;

UNSIGNED MULTIPICION



$9 * 8 = 72$ AS THE final result in test bench; both operand their msb is 8'b0;



out28[16]	Output	PIN_H5	3.3-V L...efault)
out28[15]	Output	PIN_H6	3.3-V L...efault)
out28[14]	Output	PIN_E1	3.3-V L...efault)
out28[13]	Output	PIN_D3	3.3-V L...efault)
out28[12]	Output	PIN_E4	3.3-V L...efault)
out28[11]	Output	PIN_E3	3.3-V L...efault)
out28[10]	Output	PIN_C1	3.3-V L...efault)
out28[9]	Output	PIN_C2	3.3-V L...efault)
out28[8]	Output	PIN_G6	3.3-V L...efault)
out28[7]	Output	PIN_G5	3.3-V L...efault)
out28[6]	Output	PIN_D4	3.3-V L...efault)
out28[5]	Output	PIN_F3	3.3-V L...efault)
out28[4]	Output	PIN_L8	3.3-V L...efault)
out28[3]	Output	PIN_J4	3.3-V L...efault)
out28[2]	Output	PIN_D6	3.3-V L...efault)
out28[1]	Output	PIN_D5	3.3-V L...efault)
out28[0]	Output	PIN_F4	3.3-V L...efault)
ready	Output	PIN_R17	3.3-V L...efault)
in_rst	Input	PIN_L2	3.3-V L...efault)
in_start	Input	PIN_T21	3.3-V L...efault)

