


Experiment #1 - Clock and Periodic Signal Generation

Sepehr Azardar : 810199357


1_ clock generation using ICs and analog components

1.1 Ring oscillator




- 1) $T = 98.56\text{ns} - 80.19\text{ns} = 18.37\text{ ns}$
 $f = 1/T = 1000/18.37 * 10^6 = 54.43\text{ MHz}$
- 2) $T = 2N * \text{Delay of each inv} = 2 * 5 * X = 18.37\text{ ns}$
 $\text{Delay of each inv} = 1.837\text{ ns}$

1.1.2 Two-phase clock generator



در واقع ما اینجا به flip-flop داریم و همان طور که میدانیم خروجی ها flip-flop عکس هم هستند یعنی اگر یکی شون Q باشه دیگه Qbar میباشند. پس بدین شکل دوتا کلاک درست میکنیم که فاز هاشون باهم فرق میکنه و اشتراکی نداره. البته اگر دقت کنیم در نقاط مرزی (rise,fall) ، اندکی اشتراک وجود دارد که اون به خاطر دیلی component ها هست (inv). و همچنین به خاطر اینکه کلی گیت جلوی Ring osc قرار دارد دیگه کلاک 18ns نمیباشد.

1.2 LM555 timer



1)

R2 = 50k

$T = 4.437\text{ms} - 3.715\text{ms} = 0.727 = 0.73\text{ms}$

Frequency = $1 / T = 1.3755 = 1.4\text{ kHz}$

Duty cycle = $(4.437 - 4.0804.437) / T = 0.491\%$

$$T = 0.693 * (R1 + 2R2) * C;$$

$$\text{duty cycle} = (R1 + R2) / (R1 + 2R2);$$

$$R2 = 200k$$

$$T = 5.020 - 2.220 = 2.8\text{ms}$$

$$\text{Expected } T = 0.693 * (1k + 400k) * 10n = 2.778\text{ms}$$

$$\text{Frequency} = 1 / T = 357\text{Hz}$$

$$\text{Expected frequency} = 359.9\text{Hz}$$

$$\text{Duty cycle} = 1.39 / T = 49.85\%$$

$$\text{Expected Duty cycle} = (200+1) / (1+400) = 50.12\%$$

$$R2 = 10k$$

$$T = 0.405 - 0.258 = 0.147\text{ms}$$

$$\text{Expected } T = 0.693 * (1k + 20k) * 10nF = 0.145\text{ms}$$

$$\text{Frequency} = 1 / T = 6.8\text{kHz}$$

$$\text{Expected frequency} = 6.871\text{kHz}$$

$$\text{Duty cycle} = 0.076 / 0.147 = 51.7\%$$

$$\text{Expected Duty cycle} = (10+1) / (1+20) = 52.38\%$$

$$R2 = 1k$$

$$T = 0.0211\text{ms}$$


$$\text{Expected } T = 0.693 * (1k + 2k) * 10nF = 0.02\text{ms}$$

$$\text{Frequency} = 1 / T = 47.619\text{kHz}$$

$$\text{Expected frequency} = 48.1\text{kHz}$$


$$\text{Duty cycle} = 0.0139 / T = 66.19\%$$

$$\text{Expected Duty cycle} = (1+1) / (1+2) = 66.6\%$$



1.3 Schmitt Trigger Oscillator

1)



2)

$$f = a / RC \Rightarrow a = f * RC$$

$$c = 10nf$$

$$R = 470$$

$$freq = 1/T ; T = 3.6\mu s$$

$$Frequency = 277.777kHz$$

$$\alpha = 1.3$$

$$R = 1000$$

$$freq = 1/T ; T = 7.138\mu s$$

$$Frequency = 140kHz$$

$$\alpha = 1.4$$

$$R = 2000$$


$$freq = 1/T ; T = 13.8\mu s$$

$$Frequency = 72.45kHz$$

$$\alpha = 1.45$$

2 FPGA Design



2.1 Ring Oscillator




$$T = 18 \text{ ns}$$

$$Frequency = 55.5555 = 55.6 \text{ MHz}$$

2.2 Synchronous Counter as a Frequency Divider



2.3 T Flip-Flop



(hint: to convert j-k flip flop to t flip flop we should connect j and k to one signal)