
Experiment #2 - FPGA Realization of Radix-4 Multiplier

Sepehr Azardar 810199357

Amirhossein Kahrobaeian 810199478

1- RTL DESIGN AND SIMULATION

DATA PATH VERILOG







as you can see we first load lsb and after that msb for each oprand. the 8 lower bits is negative -7; and the upper 8 bit is 8'b11111111;

and the same goes for the second oprand;

finally the result is -7*-8 = 56 which is correct;



9 * 8 = 72 AS THE final result in test bench; both oprand their msb is 8'b0;



out28[16]	Output	PIN_H5	3.3-V Lefault)	
out28[15]	Output	PIN_H6	3.3-V Lefault)	
out28[14]	Output	PIN_E1	3.3-V Lefault)	
out28[13]	Output	PIN_D3	3.3-V Lefault)	
out28[12]	Output	PIN_E4	3.3-V Lefault)	
out28[11]	Output	PIN_E3	3.3-V Lefault)	
out28[10]	Output	PIN_C1	3.3-V Lefault)	
out28[9]	Output	PIN_C2	3.3-V Lefault)	
out out28[8]	Output	PIN_G6	3.3-V Lefault)	
out28[7]	Output	PIN_G5	3.3-V Lefault)	
out28[6]	Output	PIN_D4	3.3-V Lefault)	
out28[5]	Output	PIN_F3	3.3-V Lefault)	
out out28[4]	Output	PIN_L8	3.3-V Lefault)	
out28[3]	Output	PIN_J4	3.3-V Lefault)	
out28[2]	Output	PIN_D6	3.3-V Lefault)	
out28[1]	Output	PIN_D5	3.3-V Lefault)	
out28[0]	Output	PIN_F4	3.3-V Lefault)	
out ready	Output	PIN_R17	3.3-V Lefault)	
in_ rst	Input	PIN_L2	3.3-V Lefault)	
in start	Input	PIN_T21	3.3-V Lefault)	
_				

