Experiment #3 - Function Generator Sepehr Azardar


810199357


Amirhossein Kahrobaeian 810199478

1.DAC

```
×
                                                                                                                                                                                                                                                                        Dac.v
                                                                      Dac.bsf
     ■ | 66 (7 | 12 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) | 15 (2) |
                                        module Dac(clk,rst,in,out);
                                                              input clk,rst;
input [7:0] in;
       2
       4
                                                              reg cnt_num;
       5
                                                              output reg out;
       67
                                                              always@(posedge rst,posedge clk) begin
                             if(rst) cnt_num <= 8'b0;</pre>
       8
                                                                                    else cnt_num <= cnt_num + 1;
       9
 10
                             always@(cnt_num) begin
                                                                                    if(cnt_num < in)
out = 1'b1;
11
12
13
                                                                                    else
                                                                                                           out = 1'b0;
14
15
                                                               end
16
 17
18
                                  endmodule
```

Verilog code for the Waveform Generator






FunGen Verilog


```
module funGen(sel,clk,rst,out);
 8
        input [1:0] sel;
        input clk,rst;
 9
10
        output reg [7:0] out;
wire [7:0] cnt_num,pulse,tri_out,rham,sin,rampb_out;
11
        Counter cnt1(clk,rst,cnt_num);
12
        triangle triangle1(cnt_num,tri_out);
13
        GenPulse pulse1(cnt_num,pulse);
ramb rham_boy( cnt_num, rampb_out);
always @(cnt_num,rst,sel) begin
14
15
16
17
          out = 8'b0;
           case (sel)
18
              pulse: out = pulse;
19
              triangle: out = tri_out;
20
21
22
23
             `rham: out = rampb_out;
default: out = pulse;
           endcase
24
25
         if(rst) out=8'b0;
        end
26
      endmodule
27
28
      module GenPulse(cnt_num,pulse);
        input [7:0] cnt_num;
output [7:0] pulse;
29
30
31
        assign pulse = (cnt_num <= 127) ? 8'b0 : 8'b11111111;
32
      endmodule
33
34
      module Counter(clk,rst,cnt_num);
        input rst,clk;
output reg [7:0] cnt_num;
35
36
        always @(posedge clk,posedge rst) begin
if(rst) cnt_num <= 8'b0;</pre>
37
38
39
         else cnt_num <= cnt_num + 1;
40
        end
41
      endmodule
42
43
      module triangle( input [7:0] cnt, output reg [7:0] out);
44
45
        always@(cnt) begin
46
           if (cnt < 8'b 10000000)
47
             out <= ( cnt << 1 );
48
         else
49
             out <= 8'd 255 - ((cnt - 8'b10000000) <<1);
50
51
        end
52
53
      endmodule
54
     55
56
57
58
      endmodule
```

Triangle

Rhomboid



Square



quartus flow summary

Flow Summary	
< <filter>></filter>	
Flow Status	Successful - Sat May 28 15:40:57 2022
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	funGen
Top-level Entity Name	main_funGen
Family	Cyclone IV E
Total logic elements	136 / 6,272 (2 %)
Total registers	26
Total pins	55 / 92 (60 %)
Total virtual pins	0
Total memory bits	2,048 / 276,480 (< 1 %)
Embedded Multiplier 9-bit elements	0/30(0%)
Total PLLs	0/2(0%)
Device	EP4CE6E22C6
Timing Models	Final

