

# Intel SKL-U/KBL-U Platform Block Diagram



PCB 6L STACK UP


LAYER 1 : TOP LAYER 2 : SGND LAYER 3 : IN1(High) LAYER 4 : IN2(Low) LAYER 5 : SVCC LAYER 6 : BOT








<17> M.A.DOSN[7:0] <17> M.A.DOSP[7:0] <18- M.B.DOSP[7:0] <18- M.B.DOSP[7:0] <18- M.B.DOSP[7:0] <17> M.A.DO[63:0] <18- M.B.DO[63:0]


### **SkyLake ULT Processor (DDR4)**






























**Processor Strapping** The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physcial Debug Enable) DFX Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSF	CFG3 R83*1K 4
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	CFG4 R84 N 1K 4








## **Functional Strap Definitions**

















**16** 


del XDP






WWW.AliSaler.Com






WWW.AliSaler.Com








Connect If any of R pu, R Place MU Total DC Total DC Trace cap tolerance	PS_0/1/2/3 is n pd and C must r5 circuit compo resistance of tra resistance of tra secitance should	pulldown to enait of used, leave "no be properly popul- ments as close to ace between PS pl ace between C and d be less than 100	o connect" ated per tables b the ASIC as pos n and C should b d ground should pF. Resistors sho	sible se less than 2 of be less than 2 o	ohms =	ppio_28	M A R
Capacitor Lo	Bits(5,4)	Resistor Divider	R pd (Ohm)	Bits(3.2.1)	T. T.	P	
680	00	NC NC	4750	000			
		8450	2000	001	MLPS Circuit	PS_1	
82							
82	01						
10	10	4530	2000	010	MLPS Circuit	PS_2	
		4530 6980	2000 4990	010 011	MLPS Circuit	PS_2	
10	10	4530 6980 4530	2000 4990 4990	010 011 100	MLPS Grout	PS_2	
10	10	4530 6980	2000 4990	010 011			


	Property Property and Property	
128 MB	000	
256 MB	001	
64 MB	010	
Reserved	011	
512 MB	Not Supported	
1 GB	Not Supported	
2 GB	Not Supported	
4 GB	Not Supported	

MLPS Bit	Strap Name	Description	Recommended Settings
PS_0[1] PS_0[2] PS_0[3]	ROM_CONFIG[0] ROM_CONFIG[1] ROM_CONFIG[2]	If STRAP BIOS ROM EN = 1, ROM CONFIG(2:0) define the ROM type. If STRAP_BIOS_ROM_EN = 0, ROM CONFIG(2:0) define the primaly memory-aperture size. See Primary Memory Aperture Size (p. 29).	Design dependent, see the description.
PS_0[4]	N/A	Reserved for internal use only.  Must be 1 at reset.	1
PS_0[5]	N/A	Reserved.	1
PS_1[1]	STRAP_BIF_ GEN3_EN_A	PCIe GEN3 capability.  1 = PCIe GEN3 is supported.  0 = PCIe GEN3 is not supported.	Design dependent, see the description.
PS_1(2)	STRAP_BIF_CLK_PM_EN	Determines whether or not the PCIe reference clock power management capability is reported in the PCI configuration space (otherwise known as CLKNEQB). 0 – The CLKREQB power management capability is disabled 1 – The CLKREQB power management capability is enabled	0
PS_1[3]	N/A	Reserved for internal use only. Must be 0 at reset.	۰
PS_1[4]	STRAP_TX_CFG_DRV_FULL_SWING	Control the transmitter full-/half- swing mode 0 = The transmitter half-swing is enabled 1 = The transmitter full-swing is enabled	1
PS_1[5]	STRAP_TX_DEEMPH_EN	PCI EXPRESS® transmitter, de- emphasis enable. 0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled.	Design dependent, see the description.
PS_2[1]	N/A	Reserved.	0
PS_2[2]	N/A	Reserved.	0
PS_2[3]	STRAP_BIOS_ROM_EN	To enable the external BIOS ROM device.  0 = Disable the external BIOS ROM device.  1 = Enable the external BIOS ROM device.	Design dependent, see the description.
PS_2[4]	N/A	Reserved.	1
PS_2[5]	N/A	Reserved	1
PS_3[1]	BOARD_CONFIG[0]		Design
PS_3[2]	BOARD_CONFIG[1]	Board configuration related stranging, such as for memory ID	dependent, see
PS_3[3]	BOARD_CONFIG[2]		the description.
PS_3[4]	N/A	Reserved.	1
PS 3[5]	N/A	Reserved.	1




RECOMMENDED SETTINGS D= DO NOT INSTALL RESISTOR 1 = INSTALL 3K RESISTOR X = DESIGN DEPENDANT







#### THEY MUST NOT CONFLICT DURING RESET STRAPS DESCRIPTION OF DEFAULT SETTINGS GPIO0 TX\_PWRS\_ENB PCIE FULL TX OUTPUT SWING TX\_DEEMPH\_EN GPIO1 PCIE TRANSMITTER DE-EMPHASIS ENABLED GPIO2 GPI08 RESERVED GPIO9 VGA ENABLED BIF VGA DIS RSVD GPIO21 RESERVED BIOS ROM EN GPIO 22 ROMCSB ENABLE EXTERNAL BIOS BOM ROMIDCFG(2:0) GPIO[13:11] SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT VIP\_DEVICE\_STRAP\_ENA V2SYNC IGNORE VIP DEVICE STRAPS (Removed on Seymour/Whistler) H2SYNC RSVD RESERVED AUD[1] HSYNC SEE DATABOOK FOR DETAIL AUDIO VSYNC SEE DATABOOK FOR DETAIL RSVD GENERICC

CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED,



























# WWW.AliSaler.Com









### LAN RTL8166EH/RTL8111HSH







USB3 to SATA VL711




































WWW.AliSaler.Com













Rev 1A


+1.0V/+VCCSTPLL Date: Wednesday, March 08, 2017 | Sheet 42 of


















WWW.AliSaler.Com







Vo	Rton
0.95V	82k
1V	84.5k
·1.05V	95.3k
1.35V	113k
1.5V	127k

