Skip to content




  • Pro
  • 5 discussions answered


@freechipsproject @cnrv @chipsalliance
Block or Report

Block or report sequencer

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. chipyard in mill :P

    C++ 28 16

  2. sha256d mining chip written by chisel.

    Scala 24 1

  3. Chisel 3: A Modern Hardware Design Language

    Scala 2.3k 399

  4. Flexible Intermediate Representation for RTL

    Scala 483 147

  5. Rocket Chip Generator

    Scala 2.1k 800

2,740 contributions in the last year

Dec Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Mon Wed Fri

Contribution activity

December 2021

Created 2 repositories

Created a pull request in firesim/firesim that received 9 comments

remove unused(deprecated) APIs.

Related PRs / Issues None UI / API Impact None Verilog / AGFI Compatibility None Contributor Checklist Did you set dev as the base branch? Did y…

+0 −2 9 comments
Opened 11 other pull requests in 7 repositories
Reviewed 2 pull requests in 1 repository
Opened 1 issue in 1 repository
chipsalliance/chisel3 1 open
5 contributions in private repositories Dec 1 – Dec 6

Seeing something unexpected? Take a look at the GitHub profile guide.