# CSE 331/503 COMPUTER ORGANIZATION:

-Serdil Anıl Ünlü

-1801042672

# **REPORT:**

I only did part2 in this assignment. Except for part2's mult operation, I can do all of them Alu. In order to do the operations on Alu, I used muxes first, using 2x1, 2x1s to create an 8x1 and finally a 32x1 mux so that the Alu is ready. I shared the testbenches and test results of the codes I wrote below.

# Half adder:

This module performs an addition operation on 2 1-bit inputs without a carry in.

This is test result:

```
# time = 0, a =0, b=0, sum=0, carry_out=0
# time = 20, a =1, b=0, sum=1, carry_out=0
# time = 40, a =0, b=1, sum=1, carry_out=0
# time = 60, a =1, b=1, sum=0, carry_out=1
```

# This is half adder testbench

```
`define DELAY 20
 module half adder testbench();
 reg a, b;
 wire sum, carry out;
 half adder hatb (sum, carry out, a, b);
∃initial begin
a = 1'b0; b = 1'b0;
 # `DELAY;
 a = 1'b1; b = 1'b0;
 # `DELAY;
 a = 1'b0; b = 1'b1;
 # `DELAY;
 a = 1'b1; b = 1'b1;
 end
initial
⊟begin
 $monitor("time = %2d, a =%1b, b=%1b, sum=%1b, carry out=%1b", $time, a, b, sum, carry out);
 endmodule
```

## **FULL ADDER:**

This module performs an addition operation on 2 1-bit inputs with a carry in.

#### **FULL ADDER TEST BENCH RESULT:**

```
# time = 0, a =0, b=0, carry_in=0, sum=0, carry_out=0
# time = 20, a =0, b=0, carry_in=1, sum=1, carry_out=0
# time = 40, a =0, b=1, carry_in=0, sum=1, carry_out=0
# time = 60, a =0, b=1, carry_in=1, sum=0, carry_out=1
# time = 80, a =1, b=0, carry_in=0, sum=1, carry_out=0
# time = 100, a =1, b=0, carry_in=1, sum=0, carry_out=1
# time = 120, a =1, b=1, carry_in=0, sum=0, carry_out=1
# time = 140, a =1, b=1, carry_in=1, sum=1, carry_out=1
```

#### **FULL ADDER TEST BENCH:**

```
module full_adder(sum, carry_out, a, b, carry_in);
input a, b, carry_in;
output sum, carry_out;
wire temp_sum, first_carry_out, second_carry_out;
half_adder first_sum(temp_sum, first_carry_out, a, b);
half_adder second_sum(sum, second_carry_out, temp_sum, carry_in);
or final_carry_out(carry_out, second_carry_out, first_carry_out);
endmodule
```

#### 32 BIT XOR TEST RESULT:

#### 32 BIT XOR TEST BENCH:

```
'define DELAY 20
module _32bit_xor_testbench();
reg [31:0] a, b;
wire [31:0] R;
_32bit_xor fatb (R,a, b);

3initial begin
a = 32'd9; b = 32'd3;
# 'DELAY;
a = 32'd6; b = 32'd8;
# 'DELAY;
a = 32'd2; b = 32'd5|;
# 'DELAY;
a = 32'd3; b = 32'd7;
end

initial

begin
$monitor("time=%d\n,a=%b\n,b=%b\n,R=%b\n", $time, a, b, R);
end
endmodule
```

#### 32 Bit or test result:

```
# time=
            0
# time=
           20
# ,R=00000000000000000000000000000001110
# time=
# ,b=0000000000000000000000000000011
# ,R=000000000000000000000000000000111
# time=
           60
# ,b=00000000000000000000000000000111
# ,R=000000000000000000000000000000000111
```

#### 32 Bit or test bench:

```
'define DELAY 20
module _32bit_or_testbench();
reg [31:0] a, b;
wire [31:0] R;
 32bit or fatb (R,a, b);
Jinitial begin
a = 32'd6; b = 32'd2;
# `DELAY;
a = 32'd6; b = 32'd8;
# `DELAY;
a = 32'd2; b = 32'd5;
# `DELAY;
a = 32'd3; b = 32'd7;
end
initial
Bbegin
$monitor("time=%d\n,a=%b\n,b=%b\n,R=%b", $time, a, b, R);
endmodule
```

#### 32 Bit and test result:

```
valina/ scep -current
# ,b=00000000000000000000000000000111
```

#### 32 bit and test bench:

```
'define DELAY 20
 module 32bit and testbench();
 reg [31:0] a, b;
 wire [31:0] R;
 32bit and fatb (R,a, b);
∃initial begin
a = 32'd8; b = 32'd2;
 # `DELAY;
 a = 32'd6; b = 32'd8;
 # `DELAY;
 a = 32'd2; b = 32'd5;
 # `DELAY;
 a = 32'd3; b = 32'd7;
 end
 initial
∃begin
 monitor("time=%b\n,a=%b\n,b=%b\n,R=%b\n", $time, a, b, R);
 end
 endmodule
```

#### 32 bit nor test result:

```
# time=00
# ,carry_out=z
# time=10100
# ,R=11111111111111111111111111111110001
# ,carry_out=z
# time=101000
# ,R=11111111111111111111111111111111000
# ,carry_out=z
# time=111100
# ,b=00000000000000000000000000000111
# ,R=11111111111111111111111111111111000
```

#### 32 bit nor test bench:

```
`define DELAY 20
 module _32bit_nor_testbench();
reg [31:0] a, b;
 wire [31:0] R;
 wire carry out;
 32bit nor fatb (.R(R), .A(a), .B(b));
□initial begin
 a = 32'd10; b = 32'd8;
 # `DELAY;
 a = 32'd6; b = 32'd8;
 # `DELAY;
 a = 32'd2; b = 32'd5;
 # `DELAY;
 a = 32'd3; b = 32'd7;
 end
 initial
⊟begin
 $monitor("time=%2b\n,a=%b\n,b=%b\n,R=%b\n,carry_out=%b\n", $time, a, b, R,carry_out);
 endmodule
```

#### 32 bit slt test result:

```
.....
                       0
# time=
# ,slt=0
# ,a=
             6
            5
# ,b=
# time=
                       20
# ,slt=1
             6
# ,a=
            8
# ,b=
# time=
                      40
# ,slt=l
# ,a=
             2
# ,b=
             5
# time=
                      60
# ,slt=1
# ,a=
# ,b=
            7
```

#### 32 bit slt test bench:

```
'define DELAY 20
 module _32_slt_testbench();
 reg [31:0] a, b;
 wire [31:0] sum;
 wire carry out;
 32bit slt fatb (slt,a, b);
⊟initial begin
a = 32'd6; b = 32'd5;
 # `DELAY;
 a = 32'd6; b = 32'd8;
 # `DELAY;
 a = 32'd2; b = 32'd5;
 # `DELAY;
 a = 32'd3; b = 32'd7;
 # `DELAY;
 end
 initial
⊟begin
 monitor("time=%d\n,slt=%d\n,a=%d\n,b=%d\n", $time, slt,a, b);
end
 endmodule
```

#### 32 bit subtract test result:

```
# time=00
# ,carry_out=1
# time=10100
# ,carry_out=0
# time=101000
# ,b=0000000000000000000000000000000001
# ,carry_out=0
# time=111100
# ,b=0000000000000000000000000000111
# ,carry out=0
```

## 32 bit subtract test bench:

```
`define DELAY 20
 module 32 sub test();
 reg [31:0] a, b;
 wire [31:0] sum;
 wire carry out;
 32 sub fatb (sum, carry out, a, b);
□initial begin
a = 32'd6; b = 32'd5;
 # `DELAY;
 a = 32'd6; b = 32'd8;
 # `DELAY;
 a = 32'd2; b = 32'd5;
 # `DELAY;
 a = 32'd3; b = 32'd7;
 # `DELAY;
 end
 initial
 $monitor("time=%2b\n,a=%b\n,b=%b\n,sum=%b\n,carry out=%b\n", $time, a, b, sum, carry out);
endmodule
```

#### ALU:

This module performs alu operations according to the 3-bit op code. 000 = add, 001 = xor, 010 = sub, 011 = mult, 100 = slt, 101 = nor, 110 = and, 111 = or. I couldn't do the mult part, so when op code is 100 (mult), result is 0.

#### ALU TEST BENCH:

```
`define DELAY 20
module Alu_testbench();
reg [31:0] A, B;
wire [31:0] R;
reg op0,op1,op2;
Alu fatb (R,op0,op1,op2,A,B);
Jinitial begin
op0 = 1'b0;
op1 = 1'b0;
op2 = 1'b0;
A = 32'd2; B = 32'd6;
# `DELAY;
op0 = 1'b0;
op1 = 1'b0;
op2 = 1'b1;
# `DELAY;
op0 = 1'b0;
op1 = 1'b1;
op2 = 1'b0;
# `DELAY;
op0 = 1'b0;
op1 = 1'b1;
op2 = 1'b1;
# `DELAY;
op0 = 1'b1;
op1 = 1'b0;
op2 = 1'b0;
# `DELAY;
op0 = 1'b1;
op1 = 1'b0;
op2 = 1'b1;
# `DELAY;
op0 = 1'b1;
op1 = 1'b1;
op2 = 1'b0;
# `DELAY;
op0 = 1'b1;
op1 = 1'b1;
op2 = 1'b1;
end
initial
\label{local_solution} $$\operatorname{smonitor}("time=%d\n,A=%b\n,B=%b\n,op0=%b\n,op2=%b\n,R=%b\n", $$time, A, B, op0,op1,op2,R)$;
end
endmodule
```

#### ALU TEST RESULT:

```
# ,op1=0
, op0=0
,op1=0
# ,op2=1
, op0=0
, op1=1
# ,op0=0
# ,op1=1
, op0=1
, op1=0
, op2=0
, op0=1
,op1=0
, op2=1
, op0=1
, op1=1
, op2=0
, op0=1
,opl=1
, op2=1
```

- I also tested the ALU with other numbers, the test result is as follows.

#### With the other numbers ALU test result:

```
, op0=0
,op1=0
# time=
# ,op0=0
# ,op1=0
, op2=1
# time=
      40
, op0=0
, op1=1
, op0=0
,opl=1
, op2=1
# ,op0=1
# ,opl=0
# ,op2=0
100
# ,op0=1
# ,op1=0
# ,op2=1
# ,R=11111111111111111111111111111110010
# ,op0=1
# ,op1=1
# ,op2=0
140
# ,op0=1
# ,opl=1
# ,op2=1
```

#### With the other numbers Alu test result:

```
time=
,B=00000000000000000000000000000000000111
, op0=0
, op1=0
, op2=0
,R=00000000000000000000000000000011
,B=00000000000000000000000000000000000111
,op0=0
,op1=0
,op2=1
,R=0000000000000000000000000000001011
,B=00000000000000000000000000000000111
,op0=0
, op1=1
, op2=0
,B=000000000000000000000000000000111
,op0=0
,opl=1
, op2=1
,B=000000000000000000000000000000111
, op0=1
,opl=0
, op2=0
time=
              100
,B=0000000000000000000000000000000111
, op0=1
, op1=0
, op2=1
,R=111111111111111111111111111111110000
              120
,B=000000000000000000000000000000111
, op0=1
,opl=1
, op2=0
140
,B=000000000000000000000000000000111
,op0=1
,opl=1
, op2=1
```