

# LogiCORE IP Fast Simplex Link (FSL) V20 Bus (v2.11d)

DS449 March 1, 2011 Product Specification

#### Introduction

The LogiCORE™ IP FSL V20 Fast Simplex Link (FSL) Bus is a uni-directional point-to-point communication channel bus used to perform fast communication between any two design elements on the FPGA when implementing an interface to the FSL bus. The FSL interface is available on the Xilinx MicroBlaze™ processor. The interfaces are used to transfer data to and from the register file on the processor to hardware running on the FPGA.

#### **Features**

- Implements a uni-directional point to point FIFO-based communication
- Provide mechanism for unshared and non-arbitrated communication mechanism. This can be used for fast transfer of data words between master and slave implementing the FSL interface
- Provides an extra control bit for annotating data being transmitted. This control bit can be used by the slaveside interface for multiple purposes. For example, decode the word being transmitted as a control word or use the bit to indicate the start or end of the transmission of a frame.
- FIFO depths can be as low as 1 and as high as 8K.
- Supports both synchronous and asynchronous FIFO modes. This allows the master and slave side of the FSL to clock at different rates.
- Support for SRL16 and dual port LUT RAM or Block RAM based FIFO implementation

Log	LogiCORE IP Facts		
Core Specifics			
Supported Device Family (1)	Spartan <sup>®</sup> -3, Spartan-3E, Spartan-6, Spartan-3A/3A DSP/3AN, Automotive Spartan-3/3A/3A DSP/ 3E, Virtex <sup>®</sup> -4, Virtex-5, Virtex-6		
Resource Used			
	Min	Max <sup>(2)</sup>	
Slices	21	451	
LUTs	3	362	
FFs	36	34	
Block RAMs	0	17	
Provided with Core			
Documentation	Product Specification		
Design File Formats	VHDL		
Constraints File	N/A		
Verification	N/A		
Instantiation Template	N/A		
Additional Items	N/A		
Design Tool Requirements			
Xilinx Implementation Tools	ISE® 13.1		
Verification		N/A	
Simulation	Mentor Graphics ModelSim v6.5c and above		
Synthesis	XST		
Support			
Provided by Xilinx, Inc.			

- . For a complete list of supported devices, see the 13.1 release notes for this core.
- Maximum size in slices of FFs and LUTs is obtained using parameter options, C\_ASYNC\_CLKS=1,
  C\_FSL\_DEPTH=128, and C\_USE\_CONTROL=1.
  Maximum BRAM size is obtained for parameter options
  C\_ASYNC\_CLKS=1, C\_FSL\_DWIDTH=32,
  C\_FSL\_DEPTH=3182, and C\_USE\_CONTROL=1.

© 2003-2011 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.



## **Functional Description**

The Fast Simplex Link (FSL) V20 Bus is shown in the block diagram in Figure 1.




Figure 1: Fast Simplex Link (FSL) V20 Bus Block Diagram

# FSL V20 Bus Core I/O Signals

The I/O signals for the FSL V20 core are listed and described in Table 1.

Table 1: FSL\_V20 I/O Signals

Signal Name	MSB:LSB	I/O	Description
FSL_Clk		I	This is the input clock to the FSL bus when used in the synchronous FIFO mode (C_ASYNC_CLKS = 0). The FSL_Clk is used as the clock for both the master and slave interfaces
SYS_Rst		I	External system reset
FSL_Rst		0	Output reset signal generated by the FSL reset logic. Any peripherals connected to the FSL bus may use this reset signal to operate the peripheral reset.
FSL_M_CIK		I	This port provides the input clock to the master interface of the FSL bus when used in the asynchronous FIFO mode (C_ASYNC_CLKS = 1). All transactions on the master interface use this clock when implemented in the asynchronous mode
FSL_M_Data	0:C_FSL_DWIDTH-1	I	The data input to the master interface of the FSL bus
FSL_M_Control		I	Single bit control signal that is propagated along with the data at every clock edge. Transmission of the control bit occurs when C_USE_CONTROL is set to 1 (default). If the control bit is not used by the slave, C_USE_CONTROL can be set to 0 to save area
FSL_M_Write		I	Input signal that controls the write enable signal of the master interface of the FIFO. When set to 1, the values of FSL_M_Data and FSL_M_Control (if C_USE_CONTROL = 1) are pushed into the FIFO on a rising clock edge. Note that FSL_M_Write is not gated with FSL_M_Full, i.e. the state of the FIFO will be undefined when writing to a full FIFO
FSL_M_Full		0	Output signal on the master interface of the FIFO indicating that the FIFO is full. This signal may be used for hand-shaking and synchronization between the master and slave connected through an FSL bus
FSL_S_Clk		I	This port provides the input clock to the slave interface on the FSL bus when used in the asynchronous FIFO mode (C_ASYNC_CLKS = 1). All transactions on the slave interface use this clock when implemented in the asynchronous mode



Table 1: FSL\_V20 I/O Signals (Cont'd)

Signal Name	MSB:LSB	I/O	Description
FSL_S_Data	0:C_FSL_DWIDTH-1	0	The data output bus onto the slave interface of the FSL bus
FSL_S_Control		0	Single bit control that is propagated along with the data at every clock edge by the FSL bus when C_USE_CONTROL is set to 1
FSL_S_Read		1	Input signal on the slave interface that controls the read acknowledge signal of the FIFO. When set to 1, the values of FSL_S_Data and FSL_S_Control are popped from the FIFO on a rising clock edge. Note that FSL_S_Read is not gated with FSL_S_Exists, i.e. data read is undefined when reading an empty FIFO.
FSL_S_Exists		0	Output signal on the slave interface indicating that FIFO contains valid data. This signal may be used by the FSL slave peripheral for hand-shaking and synchronization with the FSL master peripheral
FSL_Has_Data		0	Indicates FSL buffer has data
FSL_Full		0	Indicates FSL buffer is full
FSL_Control _IRQ		0	Is asserted when FSL_S_Control and (FSL_Has_Data or FSL_S_Exists) are asserted

## **FSL V20 Core Parameters**

The parameterizable features in the Xilinx FSL V20 FPGA design are shown in Table 2.

Table 2: FSL\_V20 Parameters

Feature/Description	Parameter Name	Allowable Values	Default Value	VHDL Type
Specify clocking modes of FIFO as synchronous or asynchronous	C_ASYNC_CLKS	0, 1	0	integer
Use BRAMs to implement FIFO	C_IMPL_STYLE	0, 1	0	integer
FSL bus width	C_FSL_DWIDTH	>0	32	integer
FSL FIFO depth	C_FSL_DEPTH			
C_ASYNC_CLKS=0		1- 8192 <sup>(1)</sup> <sup>(2)</sup>	16	
C_ASYNC_CLKS=1 and C_IMPL_STYLE=0		16-128 <sup>(3)</sup>	16	integer
C_ASYNC_CLKS=1 and C_IMPL_STYLE=1		512-8192 <sup>(3)</sup>	512	
Propagate control bit	C_USE_CONTROL	0, 1	1	integer
Level of external reset	C_EXT_RESET_HIGH	0 = Low-true external reset 1 = High-true external reset	1	integer
Period of FSL_S_CLK in ps.	C_READ_CLOCK_PERIOD	>0	0	integer

C\_FSL\_DEPTH in the range 2-15 will result in a FIFO depth of 16 when C\_ASYNC\_CLKS=0.
 C\_FSL\_DEPTH can have any value higher than 16
 C\_FSL\_DEPTH must be a 2<sup>n</sup> value



#### **Parameter Descriptions**

#### C\_FSL\_DEPTH

Specifies the depth of the FIFO implemented by the FSL bus. The depth can be as low as 1 or as high as 8192. The depth that can be specified is dependent on the implementation scheme of the FIFO. When the parameter C\_ASYNC\_CLKS is set to 0, the depth allowed is between 1 and 8192 (2-15 will result in a FIFO depth of 16). When the parameter C\_ASYNC\_CLKS is set to 1 and C\_IMPL\_STYLE is set to 0 (LUT RAM), the depth allowed is between 16 and 128. When the parameter C\_ASYNC\_CLKS is set to 1 and C\_IMPL\_STYLE is set to 1 (BRAM), the depth allowed is between 512 and 8192. The depth has to be 2<sup>n</sup> when C\_ASYNC\_CLKS is set to 1 but can have any allowed value when C\_ASYNC\_CLKS is set to 0.

#### C\_USE\_CONTROL

Specifies whether or not the control bit is propagated along with the data bit. When set to 1, the control bit is transmitted from master to slave interface. When set to 0, the control bit transmitted to the slave is 0. Setting this bit to 0 when propagation of control bit is not required; enables reduction in the area of the FSL bus.

#### C\_ASYNC\_CLKS

Specifies whether the FIFO in the FSL bus is implemented as a synchronous FIFO or asynchronous FIFO. When set to 1, the FSL implements an asynchronous FIFO. In this case, the clock ports FSL\_M\_Clk and FSL\_S\_Clk are used as the master and slave clocks. If set to 0, the FSL is implemented as a synchronous FIFO. In this case, the clock port FSL Clk is used for both the master and slave interfaces.

#### C IMPL STYLE

Specifies the style of implementation of the FIFO of the FSL. If set to 1, the FIFO is implemented using BRAMs. If set to 0, the FIFO is implemented using LUT RAMs. This parameter affects timing: *When C\_IMPL\_STYLE=1*, there is a one-cycle fall-through latency from a write to an empty FIFO before FSL\_S\_Exists goes High.

#### C READ CLOCK PERIOD

When the parameter C\_ASYNC\_CLKS is set to 1 and C\_IMP\_STYLE = 0 this parameter must be set. C\_READ\_CLOCK\_PERIOD defines the period of FSL\_S\_CLK and is used for generating timing constraint for the asynchronous path through LUT RAMs

# **Parameter - Port Dependencies**

When the parameter C\_ASYNC\_CLKS is set to C\_ASYNC\_CLKS = 0, the asynchronous write and read clock ports, FSL\_M\_Clk and FSL\_S\_Clk, are not used in the design. The synchronous clock FSL\_Clk is used as the clock port. When C\_ASYNC\_CLKS = 1, the synchronous clock port, FSL\_Clk is not used. The asynchronous read and write clock ports, FSL\_S\_Clk and FSL\_M\_Clk, are used.

# **Reset Descriptions**

After the external reset (SYS\_Rst) has been deasserted, the FSL\_V20 logic will stay in a reset state for an additional 17 clock cycles. Exit of the reset state will coincide with the deassertion of the FSL\_Rst output signal

# **Register Descriptions**

Not applicable



## **Interrupt Descriptions**

The signals FSL\_Has\_Data, FSL\_Full and FSL\_Control\_IRQ have interrupt properties that make them easily connected to an interrupt controller, i.e. when asserted an interrupt may be generated.




Figure 2: Fast Simplex Link (FSL) Write Operation




Figure 3: Fast Simplex Link (FSL) Read Operation

#### Write Operation

The write to the FSL bus is controlled by the FSL\_M\_Write signal. The following sequence of operations indicate a write operation on the FSL bus. When the data in FSL\_M\_Data and control bit in FSL\_M\_Control are ready to be pushed into the FIFO, the FSL\_M\_Write signal is set to 1 for one clock cycle. This will push the Data and Control signals onto the FIFO. If the FIFO is not implemented with BRAMs, the data becomes available to the slave FSL interface as FSL\_S\_Data and the control becomes available as FSL\_S\_Control after the write clock edge. If using BRAMs, when the FIFO length is zero, there is a one cycle delay. Further, the FSL\_S\_Exists signal is set to 1 to indicate that data exists in the FIFO. The timing diagram in Figure 2 depicts four write operations on the FSL bus. At the first clock edge the master checks the FSL\_M\_Full signal and sees that it is not set. This allows the master to set the FSL\_M\_Write signal and the master puts the FSL\_M\_Data and FSL\_M\_Control on the bus. At the next clock edge, the data is read by the bus and transferred into the FIFO. Write 2 and 3 show back-to-back write operations. At write 3 the FIFO is full, which sets FSL M Full. This forces the master to drop



FSL\_M\_Write. After a read takes place, the FSL\_M\_Full goes low and the master can issue another write. A read also takes place at write 4; otherwise, the FSL M Full would have gone high again.

Note that FSL\_M\_Write is not gated with FSL\_M\_Full, i.e. the state of the FIFO will be undefined when writing to a full FIFO

#### **Read Operation**

The read side of the FSL bus is controlled by the FSL\_S\_Read signal. The following sequence of operations indicate a read operation on the FSL bus. When data is available in the FSL bus (FSL\_S\_Exists = 1), the data in FSL\_S\_Data and the control bit in FSL\_S\_Control is immediately available to be read by the slave on the FSL bus. Once the slave completes the read operation, the FSL\_S\_Read signal has to be set to 1 for one clock cycle acknowledging that a Read has successfully been completed by the slave. After the clock edge where the read takes place, the FSL\_S\_Data and FSL\_S\_Control are updated with new data and FSL\_S\_Exists and FSL\_M\_Full are updated. Figure 3 depicts the timing diagram for 3 read operations from the slave side of the FSL bus. Two writes take place between read 1 and read 2.

Note that FSL\_S\_Read is not gated with FSL\_S\_Exists, i.e. data read is undefined when reading an empty FIFO.

### Bus Usage

#### **FSL Peripheral Interconnect Mechanism**

FSL peripherals may be created as a master or a slave to the FSL bus.

A peripheral connected to the master ports of the FSL bus pushes data and control signals onto the FSL. All peripherals that act as a master to the FSL bus should create a bus interface of the type MASTER for the bus standard FSL in the Microprocessor Peripheral Description (MPD) file. Further, the peripheral must form default connections to all master ports of the FSL bus and must follow the FSL bus write operation timing requirements as specified in Figure 2.

A peripheral connected to the slave ports of the FSL bus reads and pops data and control signals from the FSL. All peripherals that are a slave to the FSL bus should create a bus interface of the type SLAVE for the bus standard FSL in the MPD file. Further, the peripheral must form default connections to all slave port of the FSL bus and must follow the FSL bus read operation timing requirements as shown in Figure 3.

6



An example MPD of a simple peripheral having a master interface FSL\_OUT and a slave interface FSL\_IN is given below.

```
BEGIN my fsl peripheral
OPTION IPTYPE = PERIPHERAL
OPTION IMP_NETLIST = TRUE
BUS INTERFACE BUS = FSL IN, BUS STD = FSL, BUS TYPE = SLAVE
BUS_INTERFACE BUS = FSL_OUT, BUS_STD = FSL, BUS_TYPE = MASTER
## Ports
PORT CLK = "", DIR = IN, SIGIS=CLK
PORT RESET = "", DIR = IN
PORT FSL_S_READ = FSL_S_Read, DIR=out, BUS=FSL_IN
PORT FSL_S_DATA = FSL_S_Data, DIR=in, VEC=[0:31], BUS=FSL_IN
PORT FSL S CONTROL = FSL S Control, DIR=in, BUS=FSL IN
PORT FSL S EXISTS = FSL S Exists, DIR=in, BUS=FSL IN
PORT FSL_M_WRITE = FSL_M_Write, DIR=out, BUS=FSL_OUT
PORT FSL M DATA = FSL M Data, DIR=out, VEC=[0:31], BUS=FSL_OUT
PORT FSL M CONTROL = FSL M Control, DIR=out, BUS=FSL OUT
PORT FSL M FULL = FSL M Full, DIR=in, BUS=FSL OUT
END
```

#### MicroBlaze Soft Processor FSL Interfaces

The MicroBlaze soft processor has a set of FSL interfaces. The put and get instructions of the MicroBlaze processor may be used to transfer the contents of a MicroBlaze processor register onto the FSL bus and viceversa. The FSL bus configuration of the MicroBlaze processor can be used in conjunction with any of the other bus configurations. See the MicroBlaze processor reference guide for further details on using FSL from the MicroBlaze processor.

## **Design Implementation**

#### **Design Tools**

The FSL V20 design is implemented in VHDL.

XST is the synthesis tool used for synthesizing the FSL V20 design. The NGC netlist output generated by XST is then input to the Xilinx ISE tool suite for FPGA implementation.

#### **Target Technology**

The target technology is an FPGA listed in the Supported Device Family (1) field of the LogiCORE IP Facts table.

#### **Device Utilization and Performance Benchmarks**

The resources utilized by the Fast Simplex Link (FSL) Bus changes based on the architecture and the parameter configuration chosen for the bus. The number of Slices use ranges anywhere between 21 for the smallest configuration and 451 for the largest configuration. The number of Block RAMs used depends on the width, depth and implementation style chosen to implement the bus.

# **Specification Exceptions**

Not applicable.



## **Reference Documents**

1. MicroBlaze Processor Reference Guide

## **Support**

Xilinx provides technical support for this LogiCORE product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

## **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
5/20/04	1.0	Initial Xilinx release.
8/05/04	1.1	Reformat of document and corrections in Table 2
8/17/04	1.2	Updated for Gmm; reviewed/corrected trademarks and supported device family list
4/4/05	1.3	Updated for EDK 7.1.1 SP1; updated trademarks; made minor edits.
8/03/05	1.4	Converted to new DS template; updated and re-imported images.
10/1805	1.4.1	Updated to incorporate CR205787; updated cross references.
11/11/05	1.5	In Allowable Parameters Combinations: In C_FSL_DEPTH: C_ASYNC_CLKS is set to 0, was C_SYNC_CLKS is set to 1; In C_IMPL_STYLE, last sentence was: This parameter affects timing: When the FiFO is empty, there is a one cycle delay before FSL_S_Exists goes high.
07/12/06	1.6.1	Minor correction on page 7; Incorporated CR232700
02/11/06	1.7	CR419924; Asynchronous mode together with BRAM implementation of FIFO now supported; CR415462 and CR304088, For Asynchronous mode, C_ASYNC_CLKS=1, FIFO_DEPTH < 16 is not allowed; added Spartan-3A and Virtex-5 FPGAs to supported device listing; FSL_Control_IRQ signal: added FSL_Control_IRQ, FSL_Has_Data and FSL_Full possible to automatically connect to interrupt controller; CR426522: Write Operation when FULL Flag asserted; CR426524: Reset Descriptions section added
05/23/07	1.8	CR432809: Ambiguity in what happens for FSL_S_Read when FSL_S_EXISTS is low and for FSL_M_WRITE when FSL_S_FULL is high; CR432811: Allowable values for C_FSL_WIDTH; CR432812: FSL_Full is specified as an input instead of output; CR433775: Async FSL pcore is causing timing violations between FSL pcore and the Microblaze processor; CR438690: FSL v2.10.a can't handle back to back read, fixed; CR439091: FSL v2.10.a assigns exists flag too early, fixed; MicroBlaze Soft Processor FSL Interface section updated; supported Target Technology updated
6/25/07	1.9	Changed FSL_S_EXISTS signal direction in Figure 1; updated legal footer.
6/24/09	2.0	Updated for 11.2.
4/19/10	2.1	Created version 2.11c for 12.1 release; incorporated CR513242 by adding C_FSL_DEPTH in the range 2-15 will result in a FIFO depth of 16 when C_ASYNC_CLKS=0 as table note 1 in Table 2; incorporated CR524441 with minor edits.
3/1/11	2.2	Created version 2.11d for 13.1 release; clearified C_FSL_DEPTH values for different configurations, added table note 2 and 3 in Table 2



#### **Notice of Disclaimer**

Xilinx is providing this product documentation, hereinafter "Information," to you "AS IS" with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.