

CPE 151

Digital IC Design

Project No. 3 (Ring Oscillator)

Student Name: Sergio Zavala

Email ID: <a href="mailto:sergiozavala@csus.edu">sergiozavala@csus.edu</a>

Date: October 13, 2019, 2019

## Contents

Ring Oscillator Schematic	pg. 4
Ring Oscillator Testbench	pg. 5
Ring Oscillator Testbench Waveform	pg. 6
Ring Oscillator Layout	pg. 7
Ring Oscillator DRC	pg. 8
Ring Oscillator LVS	ng 9


# **Ring Oscillator**

$$(W/L)n = 5.4 / 0.18$$


$$(W/L)p = 3.6/0.18$$



### Test bench (Ring Oscillator):



#### Test bench Waveform (Ring Oscillator):



Layout (Ring Oscillator): 

#### DRC (Ring Oscillator):

```
Validating hierarchy instantiation for:
library: NewTry2
cell: RIngOsclayout
view: layout
Rules come from library NCSU_TechLib_tsmc02d.
Rules path is divaDRC.rul.
Inclusion limit is set to 1000.
Running layout DRC analysis
Flat mode
Full checking.
DRC started......Sun Oct 13 21:22:23 2019
completed ....Sun Oct 13 21:22:23 2019
CPU TIME = 00:00:00 TOTAL TIME = 00:00:00
************ Summary of rule violations for cell "RIngOsclayout layout" **********
Total errors found: 0
```

#### LVS (RING OSCILLATOR):

@(#)\$CDS: LVS version 6.1.7-64b 09/27/2016 19:41 (sjfhw305) \$ Command line: /software/cadence/installs/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /gaia/class/student/zavalas/new\_CPE\_151/LVS -l -s -t /gaia/class/student/zavalas/new\_CPE\_151/LVS/layout /gaia/class/student/zavalas/new\_CPE\_151/LVS/schematic Like matching is enabled.

Net swapping is enabled.

Using terminal names as correspondence points.

Compiling Diva LVS rules... Net-list summary for /gaia/class/student/zavalas/new\_CPE\_151/LVS/layout/netlist count 6 0 2 nets terminals pmos nmos Net-list summary for /gaia/class/student/zavalas/new\_CPE\_151/LVS/schematic/netlist count nets terminals pmos nmos Devices in the rules but not in the netlist: cap nfet pfet nmos4 pmos4 1 net-list ambiguity was resolved by random selection. The net-lists match. layout schematic instances 0 0 0 0 un-matched rewired size errors pruned active total nets un-matched merged pruned active total terminals 0 0 un-matched matched but different type total Probe files from /gaia/class/student/zavalas/new\_CPE\_151/LVS/schematic devbad.out: netbad.out: mergenet.out: termbad.out: prunedev.out: audit.out: Probe files from /gaia/class/student/zavalas/new\_CPE\_151/LVS/layout devbad.out:

netbad.out: mergenet.out: termbad.out:

prunedev.out: audit.out: