



CPE 151

Digital IC Design

Project No. 1 (Inverter)

Student Name: sergio Zavala

Email ID: sergiozavala@csus.edu

Date: September 29, 2019

Contents


Inverter Schematic	pg. 4
Inverter Testbench	pg. 5
Inverter Testbench Waveform	pg. 6
Inverter Layout	pg. 7
Inverter DRC	pg. 7
Inverter LVS	pg. 8
Inverter Post-Layout	pg. 9

Inverter


$$(W/L)_n = 1.8 / 0.18$$

$$(W/L)_p = 3.6 / 0.18$$


Schematic (Inverter):




Test bench (Inverter):



Test bench Waveform (Inverter):



Layout (Inverter):



DRC (Inverter):

```
Running layout DRC analysis
```

```
Flat mode
```

```
Full checking.
```

```
DRC started.....Sun Sep 29 17:20:26 2019
```

```
completed ....Sun Sep 29 17:20:26 2019
```

```
CPU TIME = 00:00:00 TOTAL TIME = 00:00:00
```

```
***** Summary of rule violations for cell "Inverter_Layout layout" *****
```

```
Total errors found: 0
```

LVS (Inverter):

```
Begin netlist:   Sep 29 17:25:36 2019
  view name list = ("auLvs" "extracted" "schematic")
  stop name list = ("auLvs")
  library name   = "NewTry"
  cell name      = "Inverter_Layout"
  view name      = "extracted"
  globals lib    = "basic"
```

```
Running Artist Flat Netlisting ...
End netlist:   Sep 29 17:25:36 2019
```

```
Moving original netlist to extNetlist
Removing parasitic components from netlist
  presistors removed: 0
  pcapacitors removed: 0
  pinductors removed: 0
  pdiodes removed: 0
  trans lines removed: 0
  4 nodes merged into 4 nodes
```

```
Begin netlist:   Sep 29 17:25:36 2019
  view name list = ("auLvs" "schematic")
  stop name list = ("auLvs")
  library name   = "NewTry"
  cell name      = "Inverter"
  view name      = "schematic"
  globals lib    = "basic"
```

```
Running Artist Flat Netlisting ...
*WARNING* (icLic-203) Failed to check out license Virtuoso_Layout_Suite_L ("Layout L") to run Layout L because of status code -18.
Attempting to check out the next available license Virtuoso_Layout_Suite_XL ("Layout XL") per license checkout order L, XL, GXL.
*WARNING* (icLic-203) Failed to check out license Virtuoso_Layout_Suite_XL ("Layout XL") to run Layout L because of status code -18.
Attempting to check out the next available license Virtuoso_Layout_Suite_GXL ("Layout GXL") per license checkout order L, XL, GXL.
*INFO* (icLic-302) License Virtuoso_Layout_Suite_GXL ("Layout GXL") was used to run Layout L.
End netlist:   Sep 29 17:25:37 2019
```

```
Moving original netlist to extNetlist
Removing parasitic components from netlist
  presistors removed: 0
  pcapacitors removed: 0
  pinductors removed: 0
  pdiodes removed: 0
  trans lines removed: 0
  4 nodes merged into 4 nodes
```

```
Running netlist comparison program: LVS
Begin comparison:   Sep 29 17:25:37 2019
@(#) $CDS: LVS version 6.1.7-64b 09/27/2016 19:41 (sjfhw305) $
```

The net-lists match.

	layout	schematic
	instances	
un-matched	0	0
rewired	0	0
size errors	0	0
pruned	0	0
active	2	2
total	2	2

	layout	schematic
	nets	
un-matched	0	0
merged	0	0
pruned	0	0
active	4	4
total	4	4

	layout	schematic
	terminals	
un-matched	0	0
matched but different type	0	0
total	4	4

```
End comparison:   Sep 29 17:25:37 2019
*WARNING* (icLic-203) Failed to check out license Virtuoso_Layout_Suite_L ("Layout L") to run Layout L because of status code -18.
Attempting to check out the next available license Virtuoso_Layout_Suite_XL ("Layout XL") per license checkout order L, XL, GXL.
*WARNING* (icLic-203) Failed to check out license Virtuoso_Layout_Suite_XL ("Layout XL") to run Layout L because of status code -18.
Attempting to check out the next available license Virtuoso_Layout_Suite_GXL ("Layout GXL") per license checkout order L, XL, GXL.
*INFO* (icLic-302) License Virtuoso_Layout_Suite_GXL ("Layout GXL") was used to run Layout L.
```

Comparison program completed successfully.

Post Layout Simulation (Inverter):

NewTry:Inverter_Testbench:1 : NewTry_Inverter_Testbench schematic

17:43:14 Sun Sep 29 2019

DC Response

Sun Sep 29 17:40:19 2019

Name	Vis
/input	
/output	

