

CPE 151

Digital IC Design

Project No. 2 (D Flip Flop)

Student Name: Sergio Zavala Email ID: sergiozavala@csus.edu

Student Name: Lawrence Naidu Email ID: lawrencenaidu@csus.edu Date: November 12, 2019

Table of Contents


Inverter Schematic		pg. 2
Inverter Testbench		pg. 3
Inverter Testbench Waveform		pg. 4
Inverter Post-Layout		pg. 5
Tri State Inverter Schematic		pg. 9
Tri State Inverter Testbench		pg. 10
Tri State Inverter Testbench W	aveform	pg. 11
Tri State Inverter Post-Layout		pg. 12
D Flip Flop Schematic		pg. 14
D Flip Flop Testbench		pg. 15
D Flip Flop Testbench Wavefor	m	pg. 16
D Flin Flon Post-Layout		ng 17

Inverter


$$(W/L)n = 1.8 / 0.18$$


$$(W/L)p = 3.6/0.18$$

Schematic (Inverter):




Test bench (Inverter):






Printed on by zavalas Page 1 of 1




Tri State Inverter


Schematic (Tri State Inverter):




Test bench (Tri State Inverter):




Test bench Waveform (Tri State Inverter):




Post Simulation (Tri State Inverter):







Schematic (D Flip Flop):



Test bench (D Flip Flop):



Test bench Waveform (D Flip Flop):



Post Simulation (D Flip Flop):

