



CPE 151

Digital IC Design

Project No. 2 (D Flip Flop)

Student Name: Sergio Zavala
Email ID: sergiozavala@csus.edu

Student Name: Lawrence Naidu
Email ID: lawrencenaidu@csus.edu
Date: November 12, 2019

Table of Contents


Inverter Schematic	pg. 2
Inverter Testbench	pg. 3
Inverter Testbench Waveform	pg. 4
Inverter Post-Layout	pg. 5
Tri State Inverter Schematic.....	pg. 9
Tri State Inverter Testbench.....	pg. 10
Tri State Inverter Testbench Waveform.....	pg. 11
Tri State Inverter Post-Layout.....	pg. 12
D Flip Flop Schematic	pg. 14
D Flip Flop Testbench	pg. 15
D Flip Flop Testbench Waveform	pg. 16
D Flip Flop Post-Layout	pg. 17

Inverter


$$(W/L)_n = 1.8 / 0.18$$

$$(W/L)_p = 3.6 / 0.18$$


Schematic (Inverter):



Test bench (Inverter):



Test bench Waveform (Inverter):



Post Layout Simulation (Inverter):


NewTry:Inverter_Testbench:1 : NewTry_Inverter_Testbench.schematic

17:43:14 Sun Sep 29 2019

DC Response


Sun Sep 29 17:40:19 2019

Name	Vis
/input	
/output	




Tri State Inverter


Schematic (Tri State Inverter):




Test bench (Tri State Inverter):



Test bench Waveform (Tri State Inverter):




Post Simulation (Tri State Inverter):




D Flip Flop


Schematic (D Flip Flop):



Test bench (D Flip Flop):



Test bench Waveform (D Flip Flop):



Post Simulation (D Flip Flop):

