

CPE 142

Term Project: Phase II

Sergio Zavala
Alejandro Cortez,

Team 3

Contribution

50/50 percent

Table of Contents

Status Report	pg. 3 - 5
Datapath Design	pg. 5
Truth Table	pg. 6
Source Code for Components	pg. 7 - 26
Test Bench for Components	pg. 7- 26
Results for Components	pg. 7- 26
Top- Level Code	pg. 27 - 29
Top - Level Test Bench	pg. 29

CSc/CPE 142 Term Project Status Report

Complete this form by typing the requested information and include the completed form in your report after TOC. Gray cells will be filled by the instructor.

Name	% Contribution	Grade
Sergio Zavala	50%	
Alejandro Cortez	50%	

Please do not write in the first table

Project Report/Presentation 20%	/200
Functionality of the individual components 40%	/400
Functionality of the overall design 25%	/250
Design Approach 5%	/50
Total points	/900

A: List all the instructions that were implemented correctly and verified by the assembly program on your system:

Instructions	Was this instruction fully fuctional as verified by the assembly program provided? If no, explain				
Signed addition	Yes				
Signed subtraction	Yes				
Signed multiplication	Yes				
Signed division	Yes				
AND immediate	Yes				
OR immediate	Yes				
Load byte unsigned	Yes				
Store byte	Yes				
Load	Yes				
Store	Yes				
Branch on less than	Yes				
Branch on greater than	Yes				
Branch on equal	Yes				

Instructions	Was this instruction fully fuctional as verified by the assembly program provided? If no, explain				
jump	Yes				
halt	Yes				
Signed addition	Yes				
Signed subtraction	Yes				

B: Fill out the next table:

Individual Components	Does your system have this component?	List the student who designed and verified the block	Does it work ?	List problems with the component, if any.
ALU	Yes	Sergio	Yes	
ALU control unit	No		\(\lambda\)	
Memory Unit	Yes	Sergio	Yes	Issues with test bench
Register File	Yes	Alejandro	Yes	
PC	Yes	Sergio	Yes	Having issues with Test Bench
IR				
Other registers	Yes	Sergio? Alejandro	Yes	
Multiplexors	Yes	Alejandro	Yes	
exception handler 1. Unknown opcode 2. Arith. Overflow				
Control Units 1. main 2. forwarding 3. lw hazard detection	Yes	Sergio / Alejandro	Source Code Yes	Control Unit Test bench is not working Forwarding Test bench is not working


How many stages do you have in your pipeline? ...5......

C: State any issue regarding the overall operation of the datapath? Be Specific.

Most of components work. We are missing ALU Op. We had issues with test bench for control_unit, data memory, register file is hardly missing data doesn't go to the expected register, and instruction memory test bench we are getting errors as well.

Also our top level design and fixture didn't compile.

Datapath Design



Truth Table:

Instructions	Opcode	Type	RegDst	Comparator	MemRead	MemToReg	ALUop	RegWrite	Jump
Signed	0000	A	1	0	0	0	0000	1	0
Addition									
Signed	0000	A	1	0	0	0	0001	1	0
Subtraction									
Signed	0000	A	1	0	0	0	0100	1	0
Multiplication									
Signed	0000	A	1	0	0	0	0101	1	0
Division									
And į	0001	C	0	0	0	0	N/A	1	0
OR į	0010	C	0	0	0	0	N/A	1	0
Load Byte	1010	В	0	0	1	1	N/A	1	0
Unsigned									
Store Byte	1011	В	0	0	0	0	N/A	0	0
Load	1100	В	0	0	1	1	N/A	1	0
Store	1101	В	0	0	0	0	N/A	0	0
Branch on	0101	С	X	1	0	X	N/A	0	0
less than									
Branch on	0100	С	X	1	0	X	N/A	0	0
greater than									
Branch on	0110	С	X	1	0	X	N/A	0	0
equal									
Jump	0111	D	X	0	0	x	N/A	0	1
Halt	1111	D	X	0	0	X	N/A	0	1

Components

Adder

Adder Test Bench

```
timescale l0ns/lps
include "add.v"

module add_tb();

    reg[15:0] a, b;
    wire [15:0] result;

    add uut(a,b,result);

    initial
    begin

        $dumpvars;
        $display("a | b | result");
        $monitor("%d | %d | %d", a, b, result);

end

initial
    begin

#10; a= 4; b = 16;
    #10; a= 5; b = 32;
    #10; a= 6; b = 64;
    #10; $finish;

end

endmodule
```

Adder Results

And Code

And Test Bench

```
`timescale 10ns/lps
`include "AND.v"

module AND_tb();

reg a, b;
wire c;

AND uut(a, b, c);
initial
begin

    #10; a = 0; b = 0;
    #10; b = 1;
    #10; a = 1; b = 0;
    #10; a = 1; b = 1;

end
initial
begin

$dumpvars;
$display("a | b | c");
$monitor(" %d | %d | %d", a, b, c);
end
endmodule
```

Results

```
a | b | c

x | x | x

0 | 0 | 0

0 | 1 | 0

1 | 0 | 0

1 | 1 | 1

V C S S i m u l a t i o n R e p o r t

Time: 400000 ps

CPU Time: 0.290 seconds; Data structure size: 0.0Mb
```

OR Code

OR Test Bench

```
`include "OR.v"

module OR_tb();
reg a, b;
wire c;

OR utt( a, b, c);
initial
begin

    #10; a = 0; b = 0;
    #10; a = 1; b = 0;
    #10; a = 1; b = 1;

end
initial
begin

$dumpvars;
$display(" a | b | c");
$monitor(" %d | %d | %d", a, b, c);
end
endmodule
```

Results

```
a | b | c

x | x |x

0 | 0 | 0

0 | 1 | 1

1 | 0 | 1

1 | 1 | 1

V C S S i m u l a t i o n R e p o r t

Time: 40

CPU Time: 0.290 seconds; Data structure size: 0.0Mb

Mon Dec 2 19:39:46 2019
```

ALU Code

ALU Test Bench

```
include "alu.v"
module alu_tb ();
reg [15:0] a, b;
reg [2:0] func;
wire [31:0] result;
wire detect;
alu DUT(.a(a), .b(b), .func(func), .result(result), .detect(detect));
initial
 begin
            $dumpvars;
$display(" a | b | func | result | detect ");
$monitor(" %b | %b | %b | %b", a, b, func, result, detect);
end
initial
 begin
            a = 1000;
b = 100;
func = 4'b0000;
            func = 4'b0001;
             func = 4'b0010;
            func = 4'b0011;
            func = 4'b0100;
            func = 4'b0101;
#10 $finish;
 end
endmodule
```

Results

Compare

Compare Test Bench

Results

Data Memory

Instruction Memory

```
module instruction_memory(input [15:0] address, input rst, clk, output reg [15:0] instruction);

parameter amount_of_instructions = 62;
reg [15:0] mem[0:61];

always@(*)
begin

mem[0] = 16*h246C;
mem[2] = 16*h3088;
mem[6] = 16*h12F0;
mem[10] = 16*h005A;
mem[10] = 16*h005A;
mem[10] = 16*h005A;
mem[11] = 16*h001A;
mem[12] = 16*h5680;
mem[13] = 16*h5680;
mem[24] = 16*h5680;
mem[25] = 16*h5680;
mem[26] = 16*h6666;
mem[26] = 16*h6666;
mem[27] = 16*h6666;
mem[28] = 16*h06F2;
mem[28] = 16*h67F82;
mem[29] = 16*h67F82;
mem[20] = 16*h6666;
mem[20] = 16*h6666;
mem[20] = 16*h6666;
mem[20] = 16*h6666;
mem[21] = 16*h6666;
mem[22] = 16*h67F82;
mem[24] = 16*h67F82;
mem[24] = 16*h67F83;
mem[25] = 16*h00F1;
mem[26] = 16*h00F2;
mem[27] = 16*h6F630;
mem[28] = 16*h00F2;
mem[28] = 16*h0000;
mem[29] = 16*h0000;
mem[50] = 16*h0000;
```

```
mem[28] = 16'h6666;
mem[30] = 16'h00FD;
mem[32] = 16'h00FH;
mem[34] = 16'h0FFH;
mem[34] = 16'h48B1;
mem[38] = 16'h54FH;
mem[38] = 16'h54FH;
mem[40] = 16'h6F630;
mem[44] = 16'hFF30;
mem[44] = 16'hFF10;
mem[44] = 16'hFF10;
mem[48] = 16'hFF90;
mem[50] = 16'h0002;
mem[52] = 16'h0004;
mem[54] = 16'h00013;
mem[54] = 16'h00013;
mem[58] = 16'h0000;
mem[60] = 16'h0000;
end
else
instruction = mem[address];
end
```

Instruction Memory Test Bench

Hazard

```
always@(*)
begin
                      begin
bubble_mem = 0;
Data_write = 0;
PC_write = 0;
end
                      begin
bubble_mem = 1;
Data_write = 1;
PC_write = 1;
end
                      else if( memR && ((Fetch_Op1 == Dec_Op1) || (Fetch_Op2 == Dec_Op1)))
bubble_mem = 1;
Data_write = 1;
PC_write = 1;
end
                      else if( memRead && branchOp && (Mem_Op1 == Dec_Op1))
begin
bubble_mem = 1;
Data_write = 1;
PC_write = 1;
end
                      else if( Write_mem && branchOp && (Mem_Wp1 == Dec_Op1))
begin
bubble_mem = 1;
Data_write = 1;
PC_write = 1;
end
                      else if( regWrite && branchOp && (Mem_Wp1 == Dec_Op1))
                      begin
bubble_mem = 1;
                  else if( memRead && branchOp && (Mem_Op1 == Dec_Op1))
begin
bubble_mem = 1;
Data_write = 1;
PC_write = 1;
end
                  else if( Write_mem && branchOp && (Mem_Wpl == Dec_Opl))
begin
bubble_mem = 1;
Data_write = 1;
PC_write = 1;
end
                   else if( regWrite && branchOp && (Mem_Wp1 == Dec_Op1))
```

Hazard Test Bench

```
| Include 'hazard'.'|
| Top | Disk | Doc, Dpl. | Fetch, Dpl. | Hem, Dpl. | Hem, Dpl. |
| Top | Disk | Doc, Dpl. | Fetch, Dpl. | Fetch, Dpl. | Hem, Dpl. |
| Top | Disk | Doc, Dpl. | Fetch, Dpl. | Fetch, Dpl. | Fetch, Dpl. |
| Top | Disk | Doc, Dpl. | Doc, Dpl. |
| Top | Disk | Dpl. | Doc, Dpl. |
| Top | Dpl. | Dpl. | Dpl. | Dpl. |
| Top | Dpl. | Dpl. | Dpl. | Dpl. |
| Top | Dpl. | Dpl. | Dpl. | Dpl. |
| Top | Dpl. | Dpl. | Dpl. | Dpl. |
| Top | Dpl. | Dpl. | Dpl. | Dpl. |
| Top | Dpl. | Dpl. | Dpl. | Dpl. |
| Top | Dpl. | Dpl. | Dpl. | Dpl. |
| Top | Dpl. | Dpl. | Dpl. | Dpl. |
| Top | Dpl. | Dpl. | Dpl. | Dpl. |
| Dpl. | Dpl. | Dpl. | Dpl. | Dpl. |
| Dpl. | Dpl. | Dpl. | Dpl. | Dpl. |
| Dpl. | Dpl. | Dpl. | Dpl. | Dpl. |
| Dpl. | Dpl. | Dpl. | Dpl. | Dpl. |
| Dpl. | Dpl. | Dpl. | Dpl. | Dpl. |
| Dpl. | Dpl. | Dpl. | Dpl. | Dpl. |
| Dpl. | Dpl. | Dpl. | Dpl. | Dpl. |
| Dpl. | Dpl. | Dpl. | Dpl. | Dpl. |
| Dpl. | Dpl. | Dpl. | Dpl. | Dpl. | Dpl. |
| Dpl. | Dpl. | Dpl. | Dpl. | Dpl. | Dpl. |
| Dpl. | Dpl. | Dpl. | Dpl. | Dpl. | Dpl. |
| Dpl. |
| Dpl. |
| Dpl. |
| Dpl. |
| Dpl. |
| Dpl. |
```

Results

Control Unit

```
4'b0010:
begin
alu_src_1 = 0;
alu_src_2 = 1;
enable = 0;
memR = 0;
memW = 0;
wbSrc = 2'b10;
branch0 = 2'b10;
branch0etect = 0;
jump = 0;
alu0p = 3'b010;
regW = 1;
r15_write = 0;
end

4'b1010:
begin
alu_src_1 = 1;
alu_src_2 = 1;
enable = 1;
memR = 1;
memW = 0;
wbSrc = 2'b10;
branch0p = 2'b10;
branch0p = 2'b10;
branch0p = 2'b10;
branch0p = 2'b10;
companied = 0;
jump = 0;
alu0p = 3'b010;
regW = 1;
r15_write = 0;
end

4'b1011:
begin
alu_src_1 = 1;
alu_src_2 = 1;
enable = 1;
memR = 0;
memW = 0;
```

```
halt = 0;
end

4'b0100:
begin
branch = 1;
branchOp = 2'b00;
branchDetect = 1;
jump = 0;
halt = 0;
end

4'b0110:
begin
branch = 1;
branchOp = 2'b10;
branchOp = 2'b10;
branchDetect = 1;
jump = 0;
halt = 0;
end

4'b0111:
begin
branch = 0;
branchDetect = 0;
jump = 1;
halt = 0;
end

4'b1111:
begin
halt = 1;
end

endcase

end

endcase
```

Control Unit Test Bench

```
Include 'control_unit.v";

module control_unit.tuf();

Bontrol_unit.tuf();

Bontrol_unit.tuf(
```

```
module pc(input [15:0] write_back, input clk, w_enable, output reg [15:0] result);
    always@(*)
    begin
    if(w_enable)
    begin
        assign result = write_back;
    end
    else
    begin
        assign result = result;
    end
    end
end
```

PC Test Bench

```
include "pc.v"
module pc_tb();

reg [15:0] write_back;
reg clk, w_enable;

wire [15:0] result;

pc UUT(write_back, clk, w_enable, result);

initial
begin

$dumpvars;
$display("write_back | w_enable | result");
$monitor("%d | %d | %d", write_back, w_enable, result);

end

initial
begin

clk = 0;
    write_back = 0;
    w_enable = 0;

end

initial
begin

w_enable = 0;
#0 write back = 0;
#5 w_enable = 1;
#5 w_enable = 0;
#5 write_back = 15;
#5 w_enable = 0;
#5 write_back = 10;
#5 write_back = 10;
#5 write_back = 10;
#5 write_back = 0;
#10 $finish;
end

initial

end

initial
```

Mux 2 to 1:

Mux 2 to 1 Testbench:

```
include "MUX2_1.v"
module MUX2_1_tb();
reg [15:0] do, d1;
reg sel;
wire [15:0] m;
MUX2_1 DUT(.d0(d0), .d1(d1), .sel(sel), .m(m));
initial
begin
          d0 <= 200;
d1 <= 345;
           sel <= 0;
          #20;
sel <= 1;
          #20;
sel <= 0;
          #5;
end
initial
begin
          $dumpvars;
$display(" d0
$monitor(" %d %d
                                                sel m");
%d ", d0, d1, sel, m);
                                       %b
end
endmodule
```

Mux 2 to 1 Results:

```
do
      d1
            sel
                  m
200
      345
            0
                  200
200
      345
             1
                  345
      345
            0
                  200
200
      VCS
            Simulation Report
```

Mux 3 to 1:

```
module MUX3_1(d0, d1, d2, sel, m);
input [15:0] d0, d1, d2;
input [1:0] sel;
output reg [15:0] m;

always@(*)
case ( sel )

    0: m = d0;
    1: m = d1;
    2: m = d2;

    default: m = d0;

endcase
endmodule
```

Mux 3 to 1 Testbench:

```
include "MUX3 1.v
module MUX3_1_tb();
reg [15:0] d0, d1, d2;
reg [1:0] sel;
wire [15:0] m;
MUX3_1 DUT( .d0(d0), .d1(d1), .d2(d2),.sel(sel), .m(m));
initial
begin
        d0 <= 10;
        d1 <= 22;
d2 <= 764;
        sel <= 0;
        #5; sel <= 1;
        #5; sel <= 2;
        #5; sel <= 3;
#5;
end
initial
begin
        end
endmodule
```

Mux 3 to 1 Results:

```
d0
     d1
           d2
                sel
                       m
10
      22
            764
                00
                       10
10
      22
            764
                01
                       22
10
      22
            764
                10
                      764
10
      22
            764
                11
                       10
            Simulation Report
      VCS
```

Mux 5 to 1:

Mux 5 to 1 Testbench:

Mux 5 to 1 Results:

```
2059
2059
                       4097 000
          1024
                                  400
400
      974
      974
           1024
400
                       4097 001
                                  974
400
      974
          1024
                 2059
                       4097 010
                                 1024
          1024
1024
                2059
2059
      974
400
                       4097 011
                                 2059
400
      974
                       4097 100
                                 4097
400
      974 1024
                2059
                      4097 101
                                  400
        VCS
                 Simulation
                                      Report
```

Shift Left:

```
module SHL( in, out );
input [15:0] in;
output reg [15:0] out;
always@(*)
out = { in[14:0], 1'b0 };
endmodule
```

Shift Left Testbench:

```
include "SHL.v"
module SHL_tb();
reg [15:0] in;
wire [15:0] out;
SHL DUT(.in(in),.out(out));
initial
begin
         in = 8'b01110111;
         #5;
         in = 8'b111111110;
         in = 16'b101010101010101010;
         #5;
end
initial
begin
         $monitor(" in %b, out %b ", in, out);
end
endmodule
```

Shift Left Testbench:

```
in xxxxxxxxxxxxxxxx, out xxxxxxxxxxxxxxxxxxin 0000000001110111, out 0000000011101110 in 00000000111111100 in 1010101010101010, out 0101010101010100 V C S Simulation Report
```

Sign Extend:

```
module SIGN_EXT ( in, out );
parameter int = 8;
input [int - 1:0] in;
output reg [15:0] out;
always@(*)
out = {{(16 - int){in[int - 1]}}, in };
endmodule
```

Sign Extend Testbench:

```
include "SIGN EXT.v"
module SIGN EXT tb();
reg [11:0] unex;
wire [15:0] ext;
SIGN EXT #(.int(11)) DUT(.in(unex),.out(ext));
initial
begin
         #5;
         unex = 8'b11111111;
         #5;
         unex = 8'b10100100;
         #5;
         unex = 8'b00011111;
         #5;
end
initial
begin
        $dumpvars;
        $display(" unex ext");
$monitor("%b %b", unex, ext);
end
endmodule
```

Sign Extend Results:

Zero Extend:

```
module ZERO_EXT(in, out);
input [7:0] in;
output reg [15:0] out;
always@(*)

out = {{8{0}}, in };
endmodule
```

Zero Extend Testbench:

```
include "ZERO EXT.v'
module ZERO_EXT_tb ();
reg [7:0] unex;
wire [15:0] ext;
ZERO_EXT DUT(.in(unex),.out(ext));
initial
begin
          #5;
          unex = 8'b11111111;
          unex = 8'b01110111;
          #5;
          unex = 8'b10101010;
end
initial
begin
     $dumpvars;
$display("unex ext");
$monitor("%b %b", unex, ext);
end
endmodule
```

Zero Extend Results:

Register File:

```
module REG_FILE(clk, rst, reg_we, reg14_we,op1_data,
                                      op2_data, reg14_data,op1_addr,
op2_addr, w_addr, w_data, w_reg14);
Input clk, rst, reg_we, regI4_we;
input[3:0] opl_addr, op2_addr, w_addr;
input[15:0] w_data, w_regI4;
output reg [15:0] opl_data, op2_data, regI4_data;
reg [15:0] register [15:1];
always@(posedge clk,negedge rst)
begin
                   if(~rst)
                   begin
                                      register [0] = 16'h7b18;
register [1] = 16'h245b;
register [2] = 16'hff0f;
register [3] = 16'hf0ff;
register [4] = 16'h0051;
register [5] = 16'h6666;
register [6] = 16'h000ff;
register [7] = 16'hff88;
register [8] = 16'h0000;
register [9] = 16'h0000;
                                      register [8] = 16'h0000;

register [9] = 16'h0000;

register [10] = 16'h3099;

register [11] = 16'hcccc;

register [12] = 16'h0002;

register [13] = 16'h0011;

register [14] = 16'h0000;
                   end
                   else
                                      begin
                                       if(reg_we)
                                                          register[w_addr] = w_data;
                                       if(regl4 we)
                                                          register[14] = w reg14;
                   end
end
always@(*)
begin
                   opl_data = register[ opl_addr ];
op2_data = register[ op2_addr ];
                   reg14 data = register[14];
end
endmodule
```

Register Forwarding:

```
module REG_FWD( fetch_op1, fetch_op2, decode0p1, decode0p2, ex_memop2,
mem_wop2, branch, m_wregwrite, exRegW, exRegl4w,
memRegl4w, alu1, alu2, cmpsrc);
input [3:0] fetch_op1, fetch_op2, decode0p1, decode0p2, ex_memop2, mem_wop2;
input branch, m_wregwrite, exRegW, exRegl4w, memRegl4w;
output reg [2:0] alu1, alu2;
output reg [1:0] cmpsrc;
                    mem_wop2, branch, m_wregwrite, exRegW, exReg14w,
always@(*)
begin
          alu1 = 4'b0001;
          else
                     alu1 = 4'b0000;
          if( exRegW && (ex_memop2 != 0) && (ex_memop2 == decode0p2) )
          alu2 = 4'b0100;
else if( memReg14w && (decode0p2 == 4'b1111) )
                     alu2 = 4'b0001;
          else
                     alu2 = 4'b0000;
          if( branch && exReg14w )
          cmpsrc = 2'b10;
else if( branch && memReg14w && !exReg14w )
                     cmpsrc = 2'b01;
          else
                     cmpsrc = 2'b00;
end
endmodule
```

Top Level Code

```
finclude 'add.v";
include 'AND.v";
include 'AND.v";
include 'compare.v";
include 'compare.v";
include 'compare.v";
include 'control_unit.v";
include 'control_unit.v";
include 'hazard.v";
include 'Hazard.v";
include 'Hazard.v";
include 'Hazard.v";
include 'REG.FILE.v";
include 'REG.FILE.v";
include 'REG.FILE.v";
include 'REG.FILE.v";
include 'REG.FILE.v";
include 'SEG.EXT.v";
include 'SEG.EXT.v";
include 'SEG.EXT.v";
include 'SEG.EXT.v";
include 'SEG.EXT.v.";
include 'SEG.EXT
```

```
MUX2_1 pcMux (
            .d0(pcPlus2),
            .d1(bnchjumpaddress),
            .m(nextaddress),
            .sel(pcSrc)
instruction_memory instruction_memory (
           .clk(clk),
            .rst(rst),
            .addressess (addressess),
            .instruction(instruction)
REG_FILE registers (
           .clk(clk),
           .rst(rst),
           .rst(rst),
.op1_address(funcIn[11:8]),
.op2_address(funcIn[7:4]),
.w_data(mem_wResult[17:2]),
.w_address(mem_wResult[37:34]),
.w_reg14(mem_wResult[33:18]),
           .op1_data(op1Data),
.op2_data(op2Data),
           .reg14_data(R15Data),
.reg_we(mem_wResult[1]),
.reg14_we(mem_wResult[0])
SIGN_EXT #(.IN_SIZE( 12 )) signExt12 (
.in(funcIn[11:0]),
            .result(signExt12result)
SIGN_EXT #(.IN_SIZE( 8 )) signExt8 (
    .in(funcIn[7:0]),
            .result(signExt8result)
ZERO_EXT decodeZero (
.in(funcIn[7:0]),
            .result(zeroExtresult)
MUX2_1 b_jaddressSel (
            .d0(signExt8result),
          ■.dl(signExt12result),
```

Top Level Fixture

```
datable 'cpu w',

module cpu fixture();

rg clk.(rst);

gpu BUT(
_clk(clk),
_cst(rst)

initial

initial

initial

initial

clk = (lk)
_cst(rst)

initial

initial

initial

clk = (lk)
_cst(rst)

initial

initial

initial

clk = (lk)
_cst(rst)

initial

initial

initial

initial

clk = (lk)
_cst(rst)

initial

initial
```