System Architecture for CMS L1 Tracking Trigger and work plan for Vertical Slice System Demonstration

by the L1 Track Finding Group

6 Abstract

5

11

12

In this document we will describe a track trigger architecture and system demonstration as a proposal for an R&D program aimed at developing a tracking trigger for the CMS Phase 2 upgrades. This will be a living document, serving multiple purposes. It is intended to define the requirements of a tracking trigger and organize the efforts towards the Technical Proposal, the Vertical Slice Demonstration System, and the TDR (Technical Design Report). It will be written in such a way to make it easy not only for new groups to learn, but also to communicate with all the relevant tracker, trigger and physics groups.

14 Contents

| 15 | 1 | Intro | oduction | 3 |
|----|---|-------|--|----|
| 16 | | 1.1 | The Challenges for tracking trigger at L1 | 3 |
| 17 | | 1.2 | On going R&D activities at CMS | 4 |
| 18 | 2 | CMS | S Track Trigger System Overview | 5 |
| 19 | | 2.1 | Overview | 5 |
| 20 | | 2.2 | Tracker-Trigger interface | 5 |
| 21 | | | 2.2.1 Block Synchronous Data Transfer scheme | 5 |
| 22 | | 2.3 | Track Trigger System Architecture | 5 |
| 23 | | | 2.3.1 Tracker geometry and Trigger Towers | 5 |
| 24 | | | 2.3.2 Formation of Trigger Towers | 6 |
| 25 | | | 2.3.3 System architecture | 7 |
| 26 | | | 2.3.4 Architecture Flexibility | 8 |
| 27 | 3 | Vert | ical Slice Demonstrator System | 12 |
| 28 | | 3.1 | Overview and methodology | 12 |
| 29 | | 3.2 | Data Source Stage | 12 |
| 30 | | 3.3 | Data Input | 12 |
| 31 | | 3.4 | Pattern Recognition Board | 13 |
| 32 | | 3.5 | Pattern Recognition Mezzanine Card | 13 |
| 33 | | 3.6 | Track Fitting | 14 |
| 34 | 4 | Sim | ulation | 15 |
| 35 | 5 | Wor | k Breakdowns and Resources | 16 |
| 36 | 6 | Con | clusion | 17 |

Executive summary

37

68

69

70

72

73

74

A key goal of the CMS HL-LHC upgrade is to maintain physics acceptances for all basic objects (leptons, photons, jets and MET) at the Level 1 (L1) Trigger level. As such, the introduction of a L1 Tracking-Trigger is of strategic importance. Consequently, the design of the Phase-II CMS Tracker must allow for an effective implementation of the tracking trigger. Since the construction of the Phase-II Tracker will take many years, it's design must be finalized soon. A silicon-based L1 tracking trigger has never been realized at this scale and thus it is imperative that its feasibility be demonstrated before the design of the Phase-II Tracker is finalized. Silicon-based Level-2 tracking trigger systems were successfully implemented in the past and are being actively explored at present. Experience with these systems will serve as useful input to the design of the CMS L1 tracking trigger, however the higher occupancies anticipated in HL-LHC operation and the low latencies required at L1 (about 10 μs) present us with a unique set of challenges.

Motivated by these challenges, several CMS institutions have carried out a focused R&D program to advance the state-of-the-art in hardware-based pattern recognition and track reconstruction. We have attempted to address the issues of occupancy and latency by developing a "full-mesh" ATCA data dispatching system, higher density AM 50 chips and new algorithms for hardware-based track finding based on FPGAs. The long-term goal of this R&D effort 51 is to develop these critical technologies to the point where we can ultimately propose them as a viable solution to 52 the problems of HL-LHC L1 track triggering. Given the progress made by this R&D program in the last few years, 53 we believe it is now time to take the next important step and establish a Vertical Slice Demonstration System. This 54 system will comprise a full tracking trigger path and will be used with simulated high-luminosity data to measure 55 trigger latency and efficiency, to study overall system performance and to identify appropriate solutions to possible bottlenecks 57

The full-mesh ATCA architecture we are proposing for the CMS L1 tracking trigger permits high bandwidth interboard communication. The full-mesh backplane is used to time-multiplex the high volume of incoming data in
such a way that I/O demands are manageable at the board and chip level. The resulting architecture is scalable,
flexible and will enable us to provide an early technical demonstration using existing technology. The ATCA
architecture will allow us to explore and compare various pattern recognition architectures and algorithms within
the same platform. Given that Advanced Mezzanine Card (AMC) specifications are designed to work with both
ATCA and microTCA, the architecture naturally allows for the long-term integration of Tracker DAQ (AMC based)
and tracking trigger activities.

The proposed architecture and system demonstration has been well received in the Phase-II Tracker Upgrade community and we are now working to better define the concept. In this document we will describe the architecture of a possible L1 tracking trigger for CMS and of the Vertical Slice Demonstration System as an R&D work plan we propose for the Phase-II upgrade program. This *living document* is intended to define the requirements of a tracking trigger and organize efforts leading to the Technical Proposal, the Vertical Slice Demonstration System and the Technical Design Report. The proposed architecture for the system demonstration, however, is not meant to be the final system. As stated above, it is meant to demonstrate the technical feasibility of a L1 Tracking Trigger with the implementation of an affordable vertical slice which can be designed and built within 2-3 years from now using current state of the art technology. This project will help our community focus the attention on the real issues, compare different possible solutions to the fundamental pattern recognition and track fitting problems, and gain the necessary experience to move, in due time, toward the design of the final system.

7 1 Introduction

100

101

103

104

105

106

107

108

110

111

112

113

114

115

117

The physics reach of the HL-LHC experiments will depend critically on the ability of their trigger systems to discriminate between interesting rare events and background. For example, the CMS muon trigger will reach an unacceptably large trigger rate at high luminosity due to the number of hits in the muon detectors. The trigger rate can be reduced to an acceptable level if tracks can be found in the inner detector and matched to the muon candidates. In order to be viable at Level 1, such a trigger decision would need to have a latency of the order of a few microseconds or less and therefore, despite the progress in computing technology expected for the next few years, given the complexity of the problem and the extremely crowded event structure, will need to be implemented mostly using specialized hardware.

Hardware-based pattern recognition for fast silicon-based triggering on charged tracks was first developed for the CDF Silicon Vertex Trigger (SVT) at the Fermilab Tevatron in the 1990's. The method used there [1] was based on a massively parallel architecture - the Associative Memory - to identify patterns efficiently at high speed, and 88 has provided an effective solution to fast track triggers in a hadron collider environment. The Associative Memory 89 approach was successfully used in CDF at trigger Level 2 and the same approach is now being implemented for Atlas (FTK), also at Level 2, albeit with a much improved hardware architecture implemented with modern technology. Since the Associative Memory approach is so far the only proven approach to tracking trigger in 92 a hadron collider environment, it is chosen here as the baseline for our R&D program for CMS. However, the 93 design of an Associative Memory system capable of dealing with the much higher complexity of the HL-LHC 94 collisions, within the much shorter latency required by Level 1 triggering, poses significant technical challenges. An aggressive R&D program is currently ongoing to demonstrate its feasibility and to explore other approaches to 96 the pattern recognition problem. 97

Track reconstruction typically consists of two steps: pattern recognition followed by track fitting. Pattern recognition involves choosing, among all the hits present in the detector, those hits that were potentially caused by the same particle. This stage produces a set of hits of interest. Track fitting involves extracting track parameters from the coordinates of the hits of interest. When time constraints are not so stringent, track reconstruction is implemented in software, often using processors running in the upper levels of a data acquisition system. However, software algorithms running on standard CPUs are typically not fast enough for these extreme applications. As will be described below, in the traditional Associative Memory approach, the pattern recognition stage is performed by Associative Memories, while track fitting is done using a simplified least squares fitting algorithm using a linear expansion of the analytical expression of the track trajectories around the hit locations in the detector, running on FPGAs. In what follows we will assume this approach as our baseline but we will make sure that the architecture we are proposing lend itself to testing and comparing other possible solutions.

1.1 The Challenges for tracking trigger at L1

Current estimates show that only a few microseconds will be available for track finding and fitting at Level 1. Two difficult challenges one has to face are data dispatching and pattern recognition. Data dispatching is where the stubs from many thousands silicon modules must be organized and delivered to the appropriate eta-phi trigger towers. Due to the finite size of the beams luminous region in z and the finite curvature of charged particles in the magnetic field, some stubs must be duplicated and sent to multiple towers in an intelligent way. This is especially challenging for Level 1 track trigger. Since all this must be done within a very short time (of the order of a microsecond), communication between processing elements in different towers requires very high bandwidth and very low latency.

To get a feeling of the complexity of the pattern recognition task, we can use the Atlas FastTracK (FTK) [10] project 118 as an example. Since the design requirements of the FTK system are now known from extensive simulations, numbers from FTK, in some case, can be used as an order of magnitude estimate for CMS. The original CDF SVT system, in operation from 2001 to 2005, had a total of 384,000 Associative Memory patterns, while the ATLAS 121 FTK system for the Level 2 trigger effectively requires about 1 billion patterns in order to handle a luminosity of 122 $3 \times 10^{34}~cm^{-2}s^{-1}$ [10]. This is three orders of magnitude more Associative Memory patterns than the SVT. The 123 Level 1 Track Trigger upgrade for CMS has the advantage of having the p_T stub finding done upstream, therefore it may not require as many patterns as FTK. However, the pattern recognition engine has to run at much higher 125 speed to be usable at Level 1. It should be noted that larger available pattern density in the hardware is beneficial 126 as it reduces some difficulties associated with track fitting, thus leading to lower overall latency.

In addition to the challenges above, extremely fast and effective track fitting is also required. Extensive R&D and experimentation of innovative ideas is needed in this area.

1.2 On going R&D activities at CMS

The architecture we have recently proposed for the CMS L1 tracking trigger system is based on ATCA with full-mesh backplane. The large inter-board communication bandwidth provided by the full-mesh backplane is used to time multiplex the high volume of incoming data in such a way that the I/O bandwidth demands are manageable at the board and chip level, making it possible for an early technical demonstration with existing technology. The resulting architecture is scalable, flexible and open. For example, it allows different pattern recognition architectures and algorithms to be explored and compared within the same platform. Also, given that AMC specifications are designed to work with both ATCA and MicroTCA, this architecture allows a natural long term integration of TK-DAQ (AMC card based) and TK-TRIG (ATCA based).

The proposed architecture and system demonstration concept has been well received within the tracker Phase 2 upgrade community and work is in progress to better define the concept. At the same time, establishing international collaborations within CMS to work on this project is essential. One of the main activities in the coming year (FY14) will consist of extensive simulation efforts, by physicists, to establish technical specifications based on Phase 2 physics goals. At the same time, students and postdocs from all groups will be offered a unique oppor-tunity to develop hardware experience by getting involved with the design, construction and commissioning of the vertical slice demonstration over the next few years. Some of the groups, for the longer term, are also interested in getting involved with the development of the algorithms for the post-track-finding stages and of the interfaces with the global trigger.

This document presents a proposed architecture to demonstrate the track reconstruction at L1 for CMS. As already mentioned above, the proposed demonstrator is by no means the final system and serves the purpose of demonstrating feasibility and identifying bottlenecks of the L1 tracking trigger. This will be a living document and is intended to define the tracking trigger project and organize the efforts towards the Technical Proposal, the Vertical Slice Demonstration System, and the Tracker Technical Design Report (TDR). It will be written in such a way to make it easy not only for new groups to learn, but also to communicate with all the relevant tracker, trigger and physics groups.

2 CMS Track Trigger System Overview

2.1 Overview

156

168

170

171

172

174

175

178

179

180

182

183

184

185

186

188

192

193

The extremely high luminosities foreseen at the HL-LHC pose many unique challenges to a possible track trigger system based on silicon detectors, this is especially true at Level 1. As mentioned earlier, the total Level 1 trigger latency has to stay within about 10 microseconds, with only a few microseconds or so available for track processing. This includes data transfer, trigger tower formation, pattern recognition, track fitting and any necessary further processing such as, for example, vertexing.

Many unique challenges must be faced at the different stages of the processing chain: first, data need to be transferred out of the tracker at the necessary speed, stubs from thousands of silicon modules must be formatted, organized into $\eta - \phi$ trigger towers, duplicated and shared across tower boundaries as needed, then we need to perform pattern recognition and track fitting, and finally process all the tracks reconstructed by the previous stages to form an intelligent trigger decision. A coherent system design for a Level-1 track trigger will include all these aspects.

In this document we will make the working assumption that there will be a total of 15K detector modules/fibers, each fiber with 3.25 Gbps payload bandwidth capability. The detector will be partitioned into 48 trigger towers, 6 in η and 8 in ϕ . Each trigger tower will therefore handle 312 modules/fibers on average. The cabling of the modules will need to be optimized for trigger requirements. For simplicity, we will assume that the FEDs are upstream and receive the fibers from the modules and pass the relevant data to the track trigger system even though the architecture could allow the FED to reside in the same ATCA shelf as the track trigger data input boards on dedicated AMC ATCA carrier boards. The focus of this document is the Vertical Slice Demonstration System, not the DAQ readout, so FED details are not discussed here (they belong to TK-DAQ). The FED interface will need to be defined for demonstration purposes, even though the actual FEDs do not have to be involved in the demonstration.

2.2 Tracker-Trigger interface

2.2.1 Block Synchronous Data Transfer scheme

The found stubs are sent from the modules using a block synchronous data transfer scheme, which tolerates random occupancy fluctuations while bonding latency. The current plan is to have the data from 8 consecutive beam crossings as one block. The front-end designers are still investigating different format variants for robustness against rate fluctuations, ease of implementation, impact on power consumption, etc. While choosing the 8 crossings scheme as our current working assumption, our strategy is to design the downstream components to be flexible enough to handle different possible formats. There are many studies we still need to do to understand the system requirements far beyond data transfer.

2.3 Track Trigger System Architecture

2.3.1 Tracker geometry and Trigger Towers

Detailed studies have been done for the BE tracker geometry with different trigger tower partitions, and the 6 (in η) x 8 (in ϕ) = 48 trigger tower partition has been chosen as the default baseline configuration (see Figures 1 & 2).




Figure 1: Six sectors in η . Note that the symmetry around $\eta = 0$ will provide for easier cable grouping

Stubs from the 15K silicon modules must be delivered to the correct trigger towers. Due to the finite size of the beam's luminous region in z and the finite p_T curvature of charged particles in the magnetic field, some of the stubs, coming from the neighborhood of some tower boundary, must be delivered to multiple towers to avoid efficiency gaps. Detailed studies have been performed on data sharing assuming the default 48 tower partition with




Figure 2: Eight sectors in phi

a minimum p_T of 2 GeV and track origin smearing in $z \pm 7$ cm. Figure 3 shows the number of trigger towers that stubs from a given module should be delivered to under these conditions. When a stub is in the middle of the trigger tower, it will have to be delivered to only one tower (to the native trigger tower). When a stub is at the boundary in phi or eta (but not both), it will have to be delivered to two towers. If a stub is at both the boundaries in eta and phi, it will have to be delivered to four towers. Note that four towers is the maximum number of towers any stub must be delivered to.




Figure 3: Distribution of the number of trigger towers each module needs to be connected to. Entries at zero are from modules that do not participate in triggering

2.3.2 Formation of Trigger Towers

The phase II tracker is being designed and optimized keeping in mind the trigger requirements. The resulting formation of the 48 Trigger towers is shown in Figure 4, where the lines indicate all needed interconnections among the trigger towers. The unique feature of this arrangement is that any given trigger tower only needs to be connected and share stubs with its immediate eight neighbors. This inter-connection structure will be used as the basis of the proposed trigger system architecture. Detailed studies have shown that this architecture is not sensitive to the variations of minimum Pt threshold, nor to the track origin in z (studied up to +- 15 cm).

Our hardware design process followed a bottom up approach whereby we studied various track trigger architectures by first studying the trigger tower formation and data sharing needs. Please note that this track trigger architecture for CMS L1 is rather different from that of FTK for ATLAS L2. In the case of FTK, the ATLAS tracker was not designed for track triggering purposes, and the cabling was optimized for readout and not for trigger. The data sharing between processing nodes is largely asymmetric and highly dependent upon upstream cabling and detector geometry. FTK chooses 64 trigger towers (16 in ϕ and 4 in η), and the inter-connections among the trigger towers are much more complex as a result, see Figure 5 for comparison.




Figure 4: Conceptual view of the proposed CMS phase II L1 tracking trigger towers. The formation is organized as 48 trigger towers (6 η x 8 ϕ). Because the phase II tracker is being designed for tracking trigger purposes, it is possible to arrange the towers in such a way that data sharing only requires communication with immediate neighbor towers. Each node in this diagram represents a trigger tower processor engine. Within each processor engine crate the full mesh backplane is used for time multiplexing of the incoming data, while the data sharing between towers is handled with inter-crate fiber links.




Figure 5: Conceptual view of the ATLAS L2 Fast Tracker (FTK) Data Formatter architecture. The FTK system is organized as 64 trigger towers (4 η x 16 ϕ), represented here by the green nodes. Because the existing silicon tracker was not designed for triggering, the data sharing among trigger towers is complex as indicated by the lines connecting the nodes. This requires the use of a full mesh backplane (shown in blue) for data sharing. Orange lines represent inter-crate links.

2.3.3 System architecture

The tower processor platform must support large numbers of fiber transceivers, which are used for receiving input links and sharing data between neighboring towers. A flexible, high bandwidth backplane is also required to quickly transfer data between boards. The boards should be large enough to support pattern recognition engines and fiber connections. Given these requirements, we conclude that a full mesh 14 slot ATCA shelf is a natural fit for the tower processor. If we were building the system today using existing technology, we would propose a L1 Tracking Trigger system comprised of one ATCA shelf per trigger tower with possibly an additional shelf acting as a second stage processor, as shown in Figs. 6 and 7. Connections between tower processor shelves are limited to eight nearest neighbors. With the technology quickly progressing, we expect that the size of the system can be significantly reduced in the future.

The fundamental processing element is a pattern recognition mezzanine (PRM) card shown on Fig. 8 which performs both track finding and fitting. Time multiplexed data transfers into several parallel PRMs can reduce bandwidth requirement to manageable level. PRM's using different approaches to track finding and fitting may be tested and compared within the same overall high-level system architecture and data dispatching scheme.

An ATCA shelf is typically an air-cooled 13U rack mounted chassis consisting of 14 slots. The first two slots




Figure 6: Possible system configuration with today's technology (smaller in the future)




Figure 7: The second processing stage shelf.

are reserved for Ethernet switch blades. Switch blades may include a fast CPU and are often used for controls and other system functions. The remaining 12 slots are used for processor or payload blades. In a full mesh ATCA backplane each pair of slots is directly connected with a multi-lane bidirectional serial channel capable of supporting sustained 40 Gbps data transfers. A modern "40G" full mesh ATCA shelf has a total aggregate bandwidth of over 7 Tbps, not including external I/O.

The generic processor blade is shown in Figure 9. The front board measures 8U x 280mm and is designed around a single FPGA. This FPGA connects directly to the full mesh backplane fabric, mezzanine cards, and fiber transceivers located on a rear transition module (RTM). For the most part communication channels are high speed serial point to point links and are directly supported by SERDES transceivers in the FPGA.

2.3.4 Architecture Flexibility

239

A major advantage of the full mesh backplane is that it effectively blurs the distinction between boards, thus enabling system architects to experiment with different shelf configurations. Components can be roughly categorized




Figure 8: Concept of a pattern recognition mezzanine for testing different pattern recognition algorithms.




Figure 9: Generic processor blade

into functional blocks such as input link receivers, pattern recognition engines, inter-crate gateways and output formatters. While these functional blocks usually represent different boards in the crate it is important to note that the architecture is flexible enough to accommodate multiple functions in a single board. In the following sections we briefly illustrate two kinds of tower processor systems made possible by the flexibility of the full mesh architecture.

246

249

250

251

252

253

255

256

257

N DIB and M PRM configuration $(N+M \le 12)$ The most straightforward tower processor architecture consists of N data input boards (DIB), which receive input links and perform zero suppression. A DIB may be built using the generic ATCA processor blade (Figure 9) if the data is coming from FEDs. It may also be possible to use a generic ATCA carrier board and several FED AMC mezzanines directly if FED AMC card will include the DIB functionality (to pass the data for L1 track trigger to PRBs). After zero suppression, the N DIBs transfer the event data to M number of pattern recognition boards (PRB), which contain Mx4 pattern recognition mezzanine (PRM) cards. Data transfers from the DIBs to the PRMs are time multiplexed, thereby the bandwidth requirements can be significantly relaxed.

Data entering the PRB can be time multiplexed again and transferred to the four PRMs to further reduce bandwidth requirements and allow for longer processing times. The full mesh backplane fabric supports any variant of these configuration (assuming that $N+M \leq 12$), and different variant may have different demands on hardware. Example variations are sketched on Fig.10 and summarized in Table 1.




Figure 10: System flexibility: many configurations possible & being studied to select the right one for demonstration purpose

| DIB/PRB/PRM Count | Fabric Channel BW (minimum) | PRM Input BW (minimum) |
|-------------------|-----------------------------|------------------------|
| 8/4/16 | 20 Gbps | 40 Gbps |
| 6/6/24 | 20 Gbps | 27 Gbps |
| 4/8/32 | 20 Gbps | 20 Gbps |

Table 1: Data sharing between towers occurs on the PRB board level. Each PRB connects to the corresponding PRB in the eight nearest tower processor shelves. The above numbers assume 500 32-bit stubs per event (every 25 ns). An example of special configuration with eight DIBs and four PRBs will be used as a simple example in Section 3.

DIB/PRB combo configuration In the limit of N=0 and M=12 from the "N DIB and M PRB" configuration, the DIB and PRB functionalities can be combined into one blade design, shown in Figure 11.




Figure 11: Combined blade design

- A tower shelf would then consist of 10 Processor blades, one Gateway blade (for data sharing), and one Collector blade (for tracks found). These three different blade functionalities can be implemented in the same hardware.

 Backplane transfers are described in a series of fully pipelined sequences shown in Figure 12.
- This processor architecture uses every channel in the full mesh backplane. By using the full mesh fabric more effectively we are able to decrease the channel bandwidth requirement from 20 Gbps down to 6 Gbps with no significant latency increase.
- In summary, the architecture proposed here for the CMS L1 tracking trigger system is based on ATCA with fullmesh backplane. In Section 3, we will describe the concept of how to build a vertical slice system demonstration




Figure 12: Backplane transfers sequences using the combined blade design. First, the input fibers are received on the Processor blades (a). Each Processor blade then transfers a portion of the input data to the Gateway blade (b), where it is exchanged with neighboring towers over fiber links (c). The Processor blades and Gateway blade transfer the event (including neighbor data) to the target Processor blade in a time multiplexed, round robin scheme (d). Results from the Processor blades are then transferred to the Collector blade (e) for any final formatting and processing before transmission downstream (f).

based on this flexible architecture.

269

270

It should be noted, that in order to mitigate risks associated with the choice of specific architecture, alternative approaches should be thoroughly explored. Therefore, the authors are open to the discussions of possible new architectures and to the comparisons of their performance with the proposed one.

2 3 Vertical Slice Demonstrator System

3.1 Overview and methodology

273

274

275

276

277

284

285

287

288

289

291

292

293

294

The flexible architecture described above lends itself to an early technical demonstration of the system. The main goal of the demonstration system is to identify possible problems in the architecture design and, hopefully, find solutions. We would study, measure and optimize trigger latency and efficiencies at different stages of the system using hardware prototypes being developed. This will involve extensive simulation work, to guide the hardware implementation and to compare actual measurements with expectations. A possible Vertical Slice Demonstration System is shown in Figure 13. Each stage is described in more detail in the following sections.

Although the architecture is flexible enough to allow for different configurations, for the sake of clarity and simplicity, in what follows we will often use the specific configuration with eight Data Input Boards and four Pattern Recognition Boards as an example. We will decide only at a later time which specific configuration we will actually use for the demonstration system.

This demo system will be implemented in stages, at mezzanine level, board level, crate level and multi crate level. These different stages would naturally proceed in sequence, from the bottom up. This way, we will have the opportunity to learn along the way about the performance of the different components of the system before having to decide exactly how the whole thing will be cabled up. Also, the extra crate, with three neighbor towers, will need to come into play only at a very advanced stage, towards the end when the system dynamics need to be demonstrated.




Figure 13: Vertical slice test bench principle.

3.2 Data Source Stage

The Data Source mimics the data flow out of the upgraded Phase II outer-tracker running at the HL-LHC. It will drive 300+ fibers (one/module) to the trigger tower under study exactly as the data were coming from the real detector at high luminosity and full speed. Each fiber connection will transmit data at 3.25 Gbps payload bandwidth, in the same way as the actual modules in the future real system. The data will be derived from simulation, appropriately formatted, stored into on-board memories, and then played back at full speed.

3.3 Data Input

The Data Input Blade (DIB) is responsible for receiving data from the upstream detector electronics (or Data Source output) and transferring them to the PRBs. Up to about 40 fiber links will be received by each DIB. These input links may terminate on the RTM or mezzanine cards. Input fiber links are nominally 3.25 Gb/s payload

bandwidth. The Data Input Board will perform zero suppression, pack the stubs into a new format and send them to the PRBs. Current estimates indicate that a rate of about 200 stubs per event per trigger tower, which yields a 301 data rate of roughly 256 Gb/s (200 stubs*32 bits/25 ns) entering each trigger tower on average. 302

As an example, in the configuration with eight DIBs and four PRBs, each DIB will be receiving an average of about 256/8 = 32 Gb/s of stub data (after zero suppression). Each of the eight DIBs in the shelf sends data to four 304 PRBs in a round-robin, time multiplexed fashion. Since data is sent to four PRBs, these transfers can take place at 305 a quarter of the input rate, or 32/4 = 8 Gb/s, as shown in 1. 306

In Figure 13, the ATCA shelf devoted to the "core" trigger tower is shown equipped with 8 DIB boards and 4 307 PRB boards while the shelf devoted to the "neighbor" towers is equipped with 8 PRB boards. In general, each 308 tower needs to share data with 8 neighbors but 3 are sufficient in the demonstration system to test all possible data sharing cases (eta, phi and "diagonal"). Simulated data corresponding to three neighbor tower are delivered from PRB boards in the "neighbor" shelves to the corresponding PRB boards in the "core" shelf.

3.4 Pattern Recognition Board

31

312

314

315

316

317

318

319

322

323

325

326

327

Using again the special configuration above (8 DIB + 4 PRB), each PRB will be receiving 64 Gb/s stub data on average. While receiving the data and sending them to the mezzanine cards, each PRB will exchange data with the corresponding PRB, processing the same time slice, in the neighboring tower for data sharing in the overlap regions. In this case, each PRB can use four 40Gb/s links (QSFP) for the connections in the eta and phi directions, and four 10Gb/s links (SFP+) can be used for data sharing in the "diagonal" directions (see Figure below for the shelf interconnections). The PRB FPGA drives data received from the DIBs to the Pattern Recognition Mezzanine (PRM) boards. This can also be done in a 4x time multiplexed fashion. The 4x time multiplexed transfers from the PRB FPGA to the PRM would require a bandwidth of about 16Gb/s this way. This also means that each PRM must contain all of the patterns for the trigger tower in this special configuration.




Figure 14:

Pattern Recognition Mezzanine Card 3.5

Each PRB supports four Pattern Recognition Mezzanine (PRM) boards. These boards are based on the FMC standard and support high speed LVDS and SERDES connections to the PRB FPGA. In one possible incarnation, each PRM will contain an FPGA, on board memory to act as Data Buffer, and an array of pattern recognition devices. In our example configuration, we need to support 16 Gb/s between the PRB FPGA and the PRM. PRM's using different approaches to track finding and fitting may be tested and compared within the same overall highlevel system architecture and data dispatching scheme.

The FPGA-PRAM channel bandwidth needs will be a fraction of the PRM input bandwidth, because only relevant 329 stubs will be sent to the relevant pattern recognition chip covering the relevant regions of the trigger tower (see 330 Figure 15).




Figure 15: PRM working principle

3.6 Track Fitting

The traditional CDF SVT/FTK-style track fitting stage can be used to benchmark the performance of this stage. We are exploring other new approaches as well, such as Hough transform algorithm and tracklet-based algorithm. All track fitting algorithms can be implemented in FPGA on the PRMs, therefore they can be studied and compared directly using the same vertical slice demonstration setup. More detailed description of the two new approaches will become available in this section later. As a reference, the traditional SVT/FTK-style track fitting is described below [10].

4 Simulation

340

343

345

346

350

35

355

356

359

360

361

363

364

365

368

369

370

372

373

374

377

378

Simulation software plays an essential role in the development of a tracking trigger for CMS as it provides crucial input to the system design and hardware development. It is, therefore, imperative to have a robust and efficient simulation framework at the early stage of the project. The efforts to develop simulation software for AM-based tracking trigger implementation can be divided into the following tasks:

- Data Format/Flow: this part of the framework defines data formats and simulates the flow of the data at all stages from the tracker front-end electronics (transmitting hits associated with stubs) to the Layer-2 of the system (transmitting L1 tracks). This package should include detailed emulation of every stage of the data transmission including:
 - Front End → Data Input Boards
 - Data Input Board → Pattern Recognition Board
 - Pattern Recognition Board → PR Mezzanine
 - Transmission of matched patterns from PR chip to the track fitting FPGA
 - Transmission of L1 tracks to downstream
- 2. **AM simulation**: this part of the framework defines geometry of the trigger towers, this package is close connected to the previous and following packages and provides the expected output geometry used in the construction of the hits and further on the roads.
- 3. **AM Pattern Bank Generation**: generates pattern bank, performs pattern matching and is interface-able with track fitting simulations. There is an existing framework in CMSSW, which serves this role and the Lyon/Padova/Kolkata groups provide development and support for it. The main effort here should be aimed at improving the current performance of the package, namely addressing limitations related to speed and memory consumption.
- 4. Track Fitting: this package is closely connected with the core simulations and provides functionality for emulating the FPGA-based track fitting stage. The package should be modular, allowing different algorithms to be compared. It should allow individual users to quickly access matched roads and associated hits, implement novel track fitting algorithms and test their performance.
- 5. **Integration**: in order to have a complete bit-level emulator of the tracking trigger system, integration of the packages outlined above is necessary. The work here is to integrate, streamline and validate functionality of the full emulator.
- 6. Fast simulation: based on the SVT and FTK experience, it is reasonable to expect that the development of the full software suite outlined above will take a long time (years). On the other hand, improvements in the performance of CMS due to the availability of a tracking trigger need to be quantified on a much shorter time scale. It may, therefore, be advisable to invest in the development of a "light" tracking trigger simulation framework. The goal of this package would be to mimic the L1 tracking trigger performance by using offline hit/track collections and applying parametric efficiencies, fake rates and resolutions.
- 7. Vertical Slice Demonstration System Firmware and Software: In addition to the emulators, a number of software and firmware packages will have to be delivered for each hardware component of the demonstrator. This includes hardware access software, low-level board validation software, integration software and monitoring software. The firmware for each component includes: core functionality firmware, validation firmware and algorithmic firmware.

5 Work Breakdowns and Resources

One of the main purposes of this document is to define the tracking trigger R&D project and organize the efforts.

In this section, we will describe possible work breakdowns and work packages for the Vertical Slice System
Demonstration. The main work involved can be roughly divided into eight areas, and is shown in Figure 16 below.
These areas can be in the future organized as Work Packages. The work breakdown and resources will be one of the main discussion topics with interested groups at the tracker upgrade week.

| Tasks Areas | System Design Specifications (t1) | Hardware Implementation (t2) | Vertical Slice Integration (t3) |
|------------------------------|---|------------------------------------|---------------------------------------|
| Integration | System Level Design | System Specs | System Integration |
| Data Source stage | Format/flow/ bandwidth | Firmware Specs Hardware Testing | 3 |
| Data Input stage | Format/flow/ bandwidth | Firmware Specs Hardware Testing | 5 in stages |
| PRB (Pattern Recognition) | Format/flow/ bandwidth | Firmware Specs Hardware Testing | Ď |
| PRM (Mezzanine) | Format/flow/ bandwidth | Firmware Specs Hardware Testing | 5 |
| AM (or new approach) | Interface spec | Design/Testing | |
| Track Fitting | Interface spec | Design/Testing | |
| Simulation | System Level Simulation | Hardware Emulation | System Emulation |

Figure 16: Work packages

| Tasks Areas | System Design Specifications (t1) | Hardware Implementation (t2) | Vertical Slice Integration (t3) |
|------------------------------|--|------------------------------------|---------------------------------------|
| Data Source stage | TK-DAQ CMS-UK (?) | ? | 5 |
| Data Input Board | TK-DAQ CMS-UK (?) | ? | |
| PRB (Pattern Recognition) | Northwestern/FNAL /INFN | Northwestern/FNAL | in stages |
| PRM (Mezzanine) | FNAL/INFN/CERN | FNAL/INFN/CERN | 5 |
| AM (or new approach) | FNAL/INFN | FNAL/INFN | |
| Track Fitting | Lyon/INFN/Cornell/ FNAL | Lyon/INFN/Cornell/ FNAL | |
| Simulation | Lyon/FNAL/INFN/CERN/F lorida/Cornell/ | Group working on the hardware | |

Figure 17: Current involvments

6 Conclusion

References

- [1] M. Dell Orso, L. Ristori "VLSI Structure For Track Finding" Nucl.Instr. and Meth. A278 (1989), 436;
 L. Ristori and G. Punzi, Ann. Rev. Nucl. Part. Sci. 60, 595-614 (2010).
- [2] J. Adelman et al. "Real time secondary vertexting at CDF" Nucl.Instr. and Meth. A569 (2006), 111
- [3] J. Adelman et al. "The Silicon Vertex Trigger upgrade at CDF" Nucl.Instr. and Meth. A572 (2007), 361
- [4] T. Kohonen "Content-Addressable Memories" 2nd edition, New York, Springer-Verlag (1987)
- [5] K. Pagiamtzis, A. Sheikholeslami "Content-Addressable Memory (CAM) Circuits and Archtectures: A Tutorial and Survey" IEEE Journal of Solid-State Circuits, Vol. 41, No. 3 (2006), 712
- [6] A. Annovi *et al.* "A VLSI Processor for Fast Track Finding Based on Content Addressable Memories" IEEE Transactions on Nuclear Science, vol. 53, no. 4 (2006), 1
- ³⁹⁶ [7] A. Annovi *et al.* "The GigaFitter: A next generation track fitter to enhance online tracking performances at CDF" Nuclear Science Symposium Conference Record (NSS/MIC), 2009 IEEE (2009), 1143
- [8] T. Liu *et al.* "A New Concept of Vertically Integrated Pattern Recognition Associative Memory (VIPRAM)" FERMILAB-CONF-11-709-E, Proceedings of TIPP 2011 conference, Volume 37, 2012, Pages 1973
- [9] T. Liu et al. "Development of 3D Vertically Integrated Pattern Recognition Associative Memory (VIPRAM)" FERMILAB-TM-2493-CMS-E-PPD-TD
- 402 [10] "FTK: A Hardware Track Finder for the ATLAS Trigger" Technical Proposal (2010)