

VHDL

ENTITY = Modülün bağlantıları ve bağlantı yollarının tür tanımlanır.

entity modülün ismi is

[genetik - bildirim]

[giriş / çıkış tanımları]

{entity-bildirim-elemanları}

[begin

devrenin çalışma şartlarının kontrol edildiği bölüm]

end [modülün ismi];

Generic = Modülün yapısını veya davranışını kontrol etmek üzere kullanılan sabitlerin tanımlandığı alanıdır.

generic(

sabit-ismi : tipi [: =ilk değer]

{;sabit-ismi : tipi [: ilk değer]};

port(

port-ismi : [mod] tipi [: =ilk değer]

{;port-ismi : tipi [: ilk değer]};

→ 1 Bitlik Tam Toplayıcı

entity TAM_TOPLAYICI is

port (A,B,EG : in STD-LOGIC;

TOPLAM,EC :out STD-LOGIC);

end TAM_TOPLAYICI;

→ TOPLAYICI (4 Bitlik)

entity TOPLAYICI is

generic (N: INTEGER :=4; //Toplanacak sayıların basamak sayısı
M: TIME :=10 ns); //Entity zamanlama davranışı

port(A,B : in STD-LOGIC-VECTOR(N-1 downto 0);

T: out STD-LOGIC-VECTOR(N-1 downto 0);

EG: in STD-LOGIC;

EG: out STD-LOGIC);

end TOPLAYICI;

MİMARİ ; Modülün girişleri ve çıkışları arasındaki ilişkiler tanımlanır. (Davranışsal - Veri Akışı - Yapısal)

architecture mimari-ismi of modülün-ismi is

{mimari-bildirim-bölgeleri}

begin

{eşzamanlı-satırlar}

end [mimari-ismi];

Davranışsal Mimari ile Tam Toplayıcı

```

architecture BEHAVIOUR of TAM_TOPLAYICI is
begin
    process (A,B,EG)
    begin
        if ( A='0' and B='0' and EG='0' ) then
            TOPLAM <= '0';
            EG <= '0';
        elsif ( A='0' and B='0' and EG='1' ) or
            ( A='0' and B='1' and EG='0' ) or
            ( A='1' and B='0' and EG='0' ) then
            TOPLAM <= '1';
            EG <= '0';
        elsif ( A='0' and B='1' and EG='1' ) or
            ( A='1' and B='0' and EG='1' ) or
            ( A='1' and B='1' and EG='0' ) then
            TOPLAM <= '0';
            EG <= '1';
        else
            TOPLAM <= '1';
            EG <= '1';
        endif;
    end process;
end BEHAVIOR;

```

Veri Akışı Mimari ile Tam Toplayıcı

```

architecture DATAFLOW of TAM_TOPLAYICI is
    signal S: STD_LOGIC;
begin
    S <= A xor B
    TOPLAM <= S xor EG after 10ns;
    EG <= (A and B) or (S and EG) after 5ns;
end DATAFLOW;

```

```

entity TAM_TOPLAYICI is
    generic (N: TIME := 5ns);
    port (A,B,EG: in STD_LOGIC;
          TOPLAM,EG: out STD_LOGIC);
end TAM_TOPLAYICI ;

```

```

architecture DATAFLOW of TAM_TOPLAYICI is
    signal S: STD_LOGIC;
begin
    S <= A xor B
    TOPLAM <= S or EG after 2*N;
    EG <= (A and B) or (S and EG) after N;
end DATAFLOW;

```

Yapışal Mimari ile Tam TOPLAYICI

```

① entity EXOR_KAPISI is
    port(G1,G2 : in STD-LOGIC;
          Gikis : out STD-LOGIC);
end EXOR_KAPISI;

architecture BEHAVIOUR of EXOR_KAPISI is
begin
    process (G1,G2)
    begin
        if (G1='0' and G2='0') or
            (G1='1' and G2='1') then
            Gikis <='0';
        else
            Gikis <='1';
        endif;
    end process;
end BEHAVIOUR;

```

```


② entity YARI_TOPLAYICI is
    port(G1,G2 : in STD-LOGIC;
          ELDE,TOPLAM : out STD-LOGIC);
end YARI_TOPLAYICI;

```

```

architecture STRUCTURE of YARI_TOPLAYICI is
begin
    component EXOR_KAPISI
        port(G1,G2 : in STD-LOGIC;
              Gikis : out STD-LOGIC);
    end component;
    component VE_KAPISI
        port(G1,G2 : in STD-LOGIC;
              Gikis : out STD-LOGIC);
    end component;
    begin
        B1: EXOR_KAPISI port map (A,B,TOPLAM);
        B2: VE_KAPISI port map (A,B,ELDE);
    end STRUCTURE;




```



```

③ architecture STRUCTURE of TAM_TOPLAYICI is
begin
    component YARI_TOPLAYICI
        port(G1,G2 : in STD-LOGIC;
              ELDE,TOPLAM : out STD-LOGIC);
    end component;
    component VEYA_KAPISI
        port(G1,G2 : in STD-LOGIC;
              Gikis : out STD-LOGIC);
    end component;
    Signal N1,N2,N3 : STD-LOGIC;
    YT1: YARI_TOPLAYICI port map (A,B,N1,N2);
    YT2: YARI_TOPLAYICI port map (N2,EG,N3,TOPLAM);
    VEYA1: VEYA_KAPISI port map (N1,N3,EG);
end STRUCTURE;

```



```

entity NE-KAPIS1 is
    port (ve-g1,ve-g2 :in STD-LOGIC;
          ve-cikis :out STD-LOGIC);
end VE-KAPIS1;
architecture veri-akisi of VE-KAPIS1 is
begin
    process (ve-g1,ve-g2)
    begin
        ve-cikis <= ve-g1 and ve-g2;
    end process;
end veri-akisi;
---
entity VEYA-KAPIS1 is
    port (veya-g1,veya-g2 :in STD-LOGIC;
          veyo-cikis:out STD-LOGIC);
end VEYA-KAPIS1;
architecture davranissal of VEYA-KAPIS1 is
begin
    process (veya-g1,veya-g2)
    begin
        if (veya-g1='0' and veyo-g2='0') then
            veyo-cikis<='0';
        else
            veyo-cikis<='1';
        endif;
    end process;
end davranissal;
---

```

```

entity FF is
    port (D,Clock :in STD-LOGIC;
          Q,QT : inout STD-LOGIC);
end FF;
architecture davranissal of FF is
begin
    process (clock)
    begin
        if Clock'EVENT and Clock='1' then
            Q <= D;
            QT <= not D;
        endif;
    end process;
end davranissal;
---
entity devre is
    port (x,z :in STD-LOGIC;
          Z:out STD-LOGIC);
end devre;
architecture yapisal of devre is
component VE-KAPIS1 is
    port (ve-g1,ve-g2 :in STD-LOGIC;
          ve-cikis:out STD-LOGIC);
end component;
component VEYA-KAPIS1 is
    port (veya-g1,veya-g2 :in STD-LOGIC ;
          veyo-cikis:out STD-LOGIC);
end component;
component FF is
    port (D,Clock :in STD-LOGIC ;
          Q,QT : inout STD-LOGIC);
end component;
signal s1,s2,s3,s4,s5,s6 : STD-LOGIC;

```

```

begin
    blok1
    blok2
    blok3
    blok4

```


```

entity VE_KAPISI is
begin
    port( ve-g1,ve-g2 : in STD-LOGIC;
          ve-cikis : out STD-LOGIC);
end VE_KAPISI;
architecture veri_ekisi of VE_KAPISI is
begin
    process (ve-g1,ve-g2)
        begin
            ve-cikis <= ve-g1 and ve-g2;
        end process;
    end;
entity XOR_KAPISI is
begin
    port( xor-g1,xor-g2 : in STD-LOGIC;
          xor-cikis : out STD-LOGIC);
end XOR_KAPISI;
architecture veri_ekisi of XOR_KAPISI is
begin
    process (xor-g1,xor-g2)
        begin
            xor-cikis <= xor-g1 xor xor-g2;
        end process;
    end;
entity yt is
begin
    port( yt-g1,yt-g2 : in STD-LOGIC;
          yt-toplam,yt-elde : out STD-LOGIC);
end yt;
architecture yapisal of yt is
begin
    component XOR_KAPISI
        port( xor-g1,xor-g2 : in STD-LOGIC;
              xor-cikis : out STD-LOGIC);
    end component;
    component VE_KAPISI
        port( ve-g1,ve-g2 : in STD-LOGIC;
              ve-cikis : out STD-LOGIC);
    end component;
    begin
        blok1: XOR_KAPISI port map(xor-g1 =>yt-g1,xor-g2 =>yt-g2 , xor-cikis =>yt-toplam);
        blok2: VE_KAPISI port map(ve-g1 =>yt-g1, ve-g2 =>yt-g2, ve-cikis =>yt-elde);
    end yapisal;
    --+
    entity VEYA_KAPISI is
    port( veya-g1,vaya-g2 : in STD-LOGIC;
          veya-cikis : out STD-LOGIC);
    begin
        process (veya-g1,vaya-g2)
            begin
                veya-cikis <= veya-g1 or veya-g2 ;
            end process;
        end;
    entity TT is
    port( tt-g1,tt-g2,tt-eldegrisi : in STD-LOGIC;
          tt-toplam,tt-eldegrisi : out STD-LOGIC);
    begin
        process (tt-g1,tt-g2)
            begin
                tt-toplam <= tt-g1 xor tt-g2;
                tt-eldegrisi <= tt-g1 and tt-g2;
            end process;
        end;
    architecture yapisal of TT is
    begin
        component yt
            port( yt-g1,yt-g2 : in STD-LOGIC;
                  yt-toplam,yt-elde : out STD-LOGIC);
        end component;
        component VEYA_KAPISI
            port( veya-g1,vaya-g2 : in STD-LOGIC;
                  veya-cikis : out STD-LOGIC);
        end component;
        signal arakablo1,arakablo2,arakablo3 : STD-LOGIC;
        begin
            blok1: yt port map(yt-g1 => tt-g1,yt-g2 => tt-g2, yt-elde => arakablo1,yt-toplam => arakablo2);
            blok2: yt port map(yt-g1 => arakablo2,yt-g2 => tt-eldegrisi,yt-elde => arakablo3,yt-toplam => tt-toplam);
            blok3: VEYA_KAPISI port map(vaya-g1 => arakablo1,vaya-g2 => arakablo3,vaya-cikis => tt-eldegrisi);
        end yapisal;
    end;

```


architecture davranisal of VEYA_KAPISI is
begin
process (veya-g1,vaya-g2)
begin
if (veya-g1 = '0' and veya-g2 = '0') then
veya-cikis <= '0';
else
veya-cikis <= '1';
endif;
end process;
end davranisal;

Design




BOT - LAB - FINAL

- ① Aşağıda D Türe flip-flop ve bazı kapılardan oluşturulan XY tür flip-flop'un şekli verilmiştir. Buna göre;
- i) NOT kapısı, NAND kapısı ve D flip-flop'un VHDL kodlarını davranışsal mimarı ile yazınız.
 - ii) i şıklıkta oluşturduğunuz bileşenleri kullanarak XY flip-flop'un yapısal tasarımına ait VHDL kodunu yazınız.



- ② 1. Soruda oluşturduğunuz NAND bileşeninden faydalananak aşağıdaki devrenin VHDL kodunu yapısal mimarı ile yazınız.



- ③ Yandaki tabloda bir ROM devresinin bellek gözlemlerde yazılı veri gördmektedir.

Adres $A = A_2 A_1 A_0$ vektörüyle, veri de $D = D_4 D_3 D_2 D_1 D_0$ vektörüyle gösterilmek

Üzerine söz konusu ROM devresinin VHDL kodunu veri okışı mimarı ile yazınız.

| <u>$A_2 A_1 A_0$</u> | <u>$D_4 D_3 D_2 D_1 D_0$</u> |
|---------------------------------|-----------------------------------------|
| 000 | 11010 |
| 001 | 10111 |
| 010 | 01101 |
| 011 | 11101 |
| 100 | 00011 |
| 101 | 01001 |
| 110 | 00010 |
| 111 | 01110 |

① entity DFF is
port (D,Clock:in STD-LOGIC;
Q,Q':out STD-LOGIC);

end DFF;

architecture Behavioral of DFF is

```
begin
    process (Clock,D)
        begin
            if (Clock'Event and Clock='1') then
                Q <= D;
                Q' <= not D;
            endif;
        end process;
    end Behavioral;
```

entity NOT is
port (not_g:in STD-LOGIC;
not_cikis:out STD-LOGIC);

end NOT;

architecture Behavioral of NOT is

```
begin
    process (not_g)
        begin
            if (not_g='1') then
                not_cikis <= '0';
            else
                not_cikis <= '1';
            endif;
        end process;
    end Behavioral;
```

entity NAND_KAP1 is
port (nand_g1,nand_g2:in STD-LOGIC;
nand_cikis:out STD-LOGIC);

end NAND_KAP1;

architecture Behavioral of NAND_KAP1 is

```
begin
    process(nand_g1,nand_g2)
        begin
            if (nand_g1='1' and nand_g2='1') then
                nand_cikis <= '0';
            else
                nand_cikis <= '1';
            endif;
        end process;
    end Behavioral;
```

entity DEVRE is
port (x,y:in STD-LOGIC;
Q,Q': inout STD-LOGIC);

end DEVRE;

architecture Topical of DEVRE is

component DFF is
port (D,Clock:in STD-LOGIC;
Q,Q':out STD-LOGIC);

component NOT is
port (not_g:in STD-LOGIC;
not_cikis:out STD-LOGIC);

component NAND_KAP1 is
port (nand_g1,nand_g2:in STD-LOGIC;
nand_cikis:out STD-LOGIC);

end component;

signal s1,s2,s3,s4: STD-LOGIC;

begin
 blok1: NOT port map (not_g=>y,not_cikis=>s1);
 blok2: NAND_KAP1 port map (nand_g1=>Q',nand_g2=>x,nand_cikis=>s2);
 blok3: NAND_KAP1 port map (nand_g1=>s1,nand_g2=>Q,nand_cikis=>s3);
 blok4: NAND_KAP1 port map (nand_g1=>s2,nand_g2=>s3,nand_cikis=>s4);
 blok5: DFF port map (D=>s4,Clock=>d.Clock,Q=>Q,Q'=>Q');
end behavioral;

② architecture Structural of DEVRE is


component NAND_KAP1 is
port (nand_g1,nand_g2:in STD-LOGIC;
nand_cikis:out STD-LOGIC);

end component;

signal s1,s2,s3,s4 : STD-LOGIC;


```
begin
    blok1:NAND_KAP1 port map (nand_g1=>A,nand_g2=>B,nand_cikis=>s1);
    blok2:NAND_KAP1 port map (nand_g1=>B,nand_g2=>B,nand_cikis=>s2);
    blok3:NAND_KAP1 port map (nand_g1=>s1,nand_g2=>s2,nand_cikis=>s3);
    blok4:NAND_KAP1 port map (nand_g1=>B,nand_g2=>C,nand_cikis=>s4);
    blok5:NAND_KAP1 port map (nand_g1=>s3,nand_g2=>s4,nand_cikis=>Q);
end structural;
```

D₄ : (000-001-011)




$$D_4 = A_0'A_2' + A_1A_2' = A_2'(A_0' + A_1)$$

D₃ : (000-011-101-111-010)




$$D_3 = A_2'A_0' + A_2'A_1 + A_1A_0 + A_2A_0 = A_2'(A_0' + A_1) + A_0(A_1 + A_2)$$

D₂ : (001-010-111-011)




$$D_2 = A_2'A_1 + A_1A_0 + A_2'A_0 = A_2'(A_1 + A_0) + A_1A_0$$

D₁ : (000,001,100,110,111)



$$D_1 = A_2'A_1' + A_2A_0' + A_2A_1 + A_0'A_0' = A_2(A_0' + A_1) + A_1'(A_2' + A_0')$$

D₀ : (001-010-011-100-101)



entity devre is

port (A:in STD-LOGIC-VECTOR(2 downto 0);
D:out STD-LOGIC-VECTOR(4 down to 0));

end devre;

architecture DataFlow of devre is

```
begin
    D(0) <= (not A(2) and (A(1) or A(0)) or (not A(1) and (A(2) or A(0)));
    D(1) <= (A(2) and (not A(0) or A(1)) or (not A(1) and (not A(2) or not A(0));
    D(2) <= (not A(2) and (A(1) or A(0)) or (A(1) and A(0));
    D(3) <= (not A(2) and (not A(0) + A(1))) or (A(0) and (A(1) or A(2)));
    D(4) <= (not A(2) and (not A(0) or A(1)))
end DataFlow;
```

entity TFF is

port (+,Clock:in STD-LOGIC;
Q,Q1: inout STD-LOGIC);

end TFF;

architecture Behavioral of TFF is

signal tmp: STD-LOGIC;

begin

```
process (Clock)
begin
    if (Clock'Event and Clock='1') then
        tmp <= '0';
        if (+='0') then
            tmp <= tmp;
        elsif (+='1') then
            tmp <= not (tmp);
        end if;
        Q <= tmp;
        Q' <= not (tmp);
end process;
```

