

# VHDL Examples





# **Example 1**Odd Parity Generator

- --- This module has two inputs, one output and one process.
- --- The clock input and the input\_stream are the two inputs. Whenever the clock
- --- goes high then there is a loop which checks for the odd parity by using
- --- the xor logic. There is package anu which is used to declare the port
- --- input stream. One can change the value of m where it is declared as constant
- --- and the input array can vary accordingly.

```
package anu is
constant m: integer :=8;
type input is array (0 to m-1) of bit;
end anu;

library ieee;
use ieee.std_logic_1164.all;
use Work.anu.all;

entity Parity_Generator1 is
    port ( input_stream : in input;
        clk : in std_logic;
        parity :out bit );
end Parity_Generator1;
```





### **Odd Parity Generator (cont'd)**

architecture odd of Parity\_Generator1 is

```
begin
P1: process

variable odd : bit ;

begin
    wait until clk'event and clk = '1';
    odd := '0';

    for I in 0 to m-1 loop
        odd := odd xor input_stream (I);
    end loop;
    parity <= odd;
end process;

end odd;</pre>
```





### **Odd Parity Generator - Testbench**

```
--- This structural code instantiate the ODD PARITY TB module to create a
--- testbench for the odd parity TB design. The processes in it are the ones
--- that create the clock and the input stream. Explore the design in the
--- debugger by either adding to the testbench to provide stimulus for the
--- design or use assign statements in the simulator. If you want to change the
--- array width you will have to modify the a3.vhd code too by changing the
--- value of m.
entity ODD PARITY TB is
end;
library ieee;
use ieee.std logic 1164.all;
use WORK.anu.all:
architecture OP TB ARCH of ODD PARITY TB is
component Parity Generator1
     port (input stream : in input;
             clk: in std logic;
             parity: out bit );
end component;
```





### **Odd Parity Generator – Testbench (cont'd)**

```
signal input stream: input;
signal clk :std logic;
signal parity:bit;
begin
U1: Parity Generator1
     port map(
             input stream,
          clk,
             parity => parity
input1: process (clk)
begin
     if clk <= 'U' then clk <= '0' after 1 ns;
     else clk <= not clk after 1 ns;
     end if:
end process;
```





### **Odd Parity Generator – Testbench (cont'd)**





### **Pulse Generator**

```
library IEEE;
use IEEE.std logic 1164.all;
entity P GENERATOR is
    port ( CLK
                       : in std ulogic;
           RESET
                       : in std ulogic;
           TRIG
                       : in std ulogic;
           PULSE
                       : out std ulogic);
end P GENERATOR;
architecture STATE MACHINE of P GENERATOR is
type PULSEGEN STATE TYPE is (IDLE, GEN PULSE A, GEN PULSE B,
                                  END PULSE, RETRIGGER); -- enumeration type
                                                                      -- declaration.
signal CURRENT STATE, NEXT STATE: PULSEGEN STATE TYPE;
signal
                       COUNT:
                                  integer range 0 to 31;
constant
           WIDTH:
                       integer range 0 to 31 := 4;
```





### **Pulse Generator (cont'd)**

#### begin

STATE\_MACH\_PROC: process (CURRENT\_STATE, TRIG, COUNT) -- sensitivity list.

#### begin

**case** CURRENT STATE **is** -- case-when statement specifies the following set of

-- statements to execute based on the value of

-- CURRENT\_SIGNAL

when IDLE => if TRIG='1' then

NEXT STATE <= GEN PULSE A;

end if;

when GEN\_PULSE\_A => if COUNT = WIDTH then

NEXT STATE <= END PULSE;

elsif TRIG='0' then

NEXT\_STATE <= GEN\_PULSE\_B;</pre>

end if;

when END\_PULSE => if TRIG ='1' then

NEXT STATE <= IDLE;

end if;





### **Pulse Generator (cont'd)**

when GEN\_PULSE\_B => if TRIG = '1' then

NEXT\_STATE <= RETRIGGER;

elsif COUNT=WIDTH then

NEXT STATE <= IDLE;

end if;

when RETRIGGER =>

NEXT\_STATE <= GEN\_PULSE\_A;</pre>

when OTHERS

=>

NEXT\_STATE <= NEXT\_STATE;</pre>

end case;

end process STATE\_MACH\_PROC;





### **Pulse Generator (cont'd)**

```
PULSE PROC: process (CLK, RESET)
                                                            -- sensitivity list
begin
if RESET = '1' then
    PULSE
                     <= '0':
    COUNT
                       <= 0:
    CURRENT STATE <= IDLE;
elsif (clk='1' and clk'event) then -- clk'event is event attribute of clk to
                                      -- determine if a clock has transitioned
    CURRENT_STATE <= NEXT_STATE;
    case NEXT STATE is
           when IDLE
                                  => PULSE <= '0':
                                                 COUNT <= 0;
           when GEN PULSE A => PULSE <= '1';
                                                 COUNT <= COUNT + 1;
```





### **Pulse Generator (cont'd)**

```
when END PULSE
                                          => PULSE <= '0':
                                            COUNT <= 0:
          when GEN PULSE B
                              => PULSE <= '1';
                                            COUNT <= COUNT + 1;
          when RETRIGGER
                                          => COUNT <= 0;
          when OTHERS
                                          => COUNT <= COUNT:
    end case:
end process PULSE PROC;
end STATE MACHINE;
```



end if:



### **Pulse Generator - Testbench**

```
entity STATE MACHINE TB is
end STATE MACHINE TB;
library IEEE;
use IEEE.std logic 1164.all;
architecture ARC STATE MACHINE TB of STATE MACHINE TB is
component P GENERATOR
           CLK: in std ulogic;
port (
        RESET: in std ulogic;
        TRIG: in std ulogic;
        PULSE : out std ulogic);
end component;
signal
                             : std ulogic;
                       CLK
signal
           RESET: std ulogic;
signal
           TRIG
                   : std ulogic;
                       PULSE: std_ulogic;
signal
```





begin

# Example 2

### Pulse Generator – Testbench (cont'd)

```
U1: P GENERATOR
port map(
             CLK, RESET, TRIG, PULSE);
CREATE CLOCK:
                         process (clk)
begin
    if clk <= 'U' then clk <= '0' after 1 ns;
            else clk <= not clk after 1 ns;
    end if:
end process CREATE CLOCK;
CREATE PULSE:
                        process (TRIG)
begin
    TRIG <= '0' after 10 ns,
              '1' after 15 ns,
              '0' after 20 ns;
```





### Pulse Generator – Testbench (cont'd)

```
end process CREATE_PULSE;
end ARC_STATE_MACHINE_TB;
configuration CFG_STATE_MACHINE of STATE_MACHINE_TB is
    for ARC_STATE_MACHINE_TB
    end for;
end CFG_STATE_MACHINE;
```





# **Example 3**Priority Encoder

```
entity priority is
     port (l :
                            in bit vector(7 downto 0);
                            out bit vector(2 downto 0);
          A :
          GS ·
                            out bit);
end priority;
architecture v1 of priority is
begin
     process (I)
     begin
              GS <= '1'; --set default outputs
              A <= "000":
             if I(7) = '1' then
                            A <= "111":
              elsif I(6) = '1' then
                            A <= "110";
```



--inputs to be prioritised

--encoded output

--group signal output

### **Priority Encoder (cont'd)**

```
elsif I(5) = '1' then
                            A <= "101":
              elsif I(4) = '1' then
                            A <= "100":
              elsif I(3) = '1' then
                            A <= "011";
              elsif I(2) = '1' then
                            A <= "010";
              elsif I(1) = '1' then
                            A <= "001";
              elsif I(0) = '1' then
                            A <= "000":
              else
                            GS <= '0';
              end if:
     end process;
end v1;
```





### Behavioral Model for 16 word, 8 bit RAM

LIBRARY ieee;

**USE** ieee.std\_logic\_1164.ALL;

ENTITY ram16x8 IS

**PORT** (address: IN STD\_LOGIC\_VECTOR(3 DOWNTO 0);

csbar, oebar, webar : **IN** STD\_LOGIC;

data: INOUT STD\_LOGIC\_VECTOR(7 DOWNTO 0));

END ram16x8;

ARCHITECTURE version1 OF ram16x8 IS

**BEGIN** 

**PROCESS** (address, csbar, oebar, webar, data)

TYPE ram array IS ARRAY (0 TO 15) OF BIT VECTOR(7 DOWNTO 0);

**VARIABLE** index : INTEGER := 0; **VARIABLE** ram store : ram array;

**BEGIN** 

IF csbar = '0' THEN





### Behavioral Model for 16 word, 8 bit RAM (cont'd)

```
--calculate address as an integer
                         index := 0:
                         FOR i IN address'RANGE LOOP
                                      IF address(i) = '1' THEN
                                                   index := index + 2**i;
                                      END IF:
                         END LOOP:
            IF rising edge(webar) THEN
                         --write to ram on rising edge of write pulse
                         ram store(index) := To bitvector(data);
            ELSIF oebar = '0' THEN
                         data <= To StdlogicVector(ram store(index));
            ELSE
                          data <= "ZZZZZZZZ";
            END IF;
    ELSE
            data <= "ZZZZZZZZ";
    END IF;
END PROCESS:
END version1;
```





# **Example 5**Incrementer - entity

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity incrementer is
    generic (width : integer := 8);
    port ( datain: in std_logic_vector(width-1 downto 0);
        control: in std_logic;
        dataout: out std_logic_vector(width-1 downto 0);
        flag: out std_logic);
end incrementer;
```





### Incrementer - architecture

**signal** dataout int: std logic vector (width-1 downto 0);

architecture behv of incrementer is

```
process (datain, control)
begin
  if (control = '1') then -- increment
     dataout_int <= datain + '1';
  else -- feedthrough
     dataout_int <= datain;
  end if;
end process;
dataout <= dataout_int;
flag <= '1' when (control = '1' and datain = To_std_logic_vector(X"FF")) else '0';</pre>
```

Northridge

California State University

end behv;



### **Incrementer - Testbench**

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
use IEEE.std logic arith.all;
entity to inc is
 generic (width : integer := 8);
end tb inc;
architecture behv of tb inc is
-- define the internal signal which are connected to the UUT
signal datain: std logic vector(width-1 downto 0);
signal control: std logic;
signal dataout: std logic vector(width-1 downto 0);
signal flag: std logic;
```





### Incrementer – Testbench (cont'd)

```
-- component declaration: required to define the interface of
-- the instantiated component
component incrementer
 generic (width: integer);
  port ( datain: in std logic vector(width-1 downto 0);
      control: in std logic;
      dataout: out std logic vector(width-1 downto 0);
      flag: out std logic);
end component;
begin
-- Process statement providing stimuli to UUT
P1: process
begin
 wait for 2 ns;
 control <= '1'; -- increment mode
 loop1 260: for i in 0 to 259 loop
     datain <= conv std logic vector(i, width);
     wait for 10 ns:
```





### Incrementer – Testbench (cont'd)

```
end loop;
 control <= '0'; -- feedthrough mode
 loop2 260: for i in 0 to 259 loop
    datain <= conv std logic vector(i, width);
    wait for 10 ns;
 end loop;
end process;
----- Instantiating the component for testing
I1: incrementer generic map (width => width)
  port map (datain => datain, control => control, dataout => dataout, flag => flag);
end behv;
```





### Incrementer – Testbench (cont'd)

-- Configuration declaration to bind component declaration to entity-architecture

```
configuration CFG_top of tb_inc is
for behv
  for I1: incrementer use entity work.incrementer(behv);
  end for;
end for;
end CFG_top;
```





# **Example 6**Barrel Shifter - entity





# **Example 6**Barrel Shifter - architecture

architecture behv of bs\_vhdl is

-- SHIFT LEFT/RIGHT FUNCTION

```
function barrel_shift(din: in std_logic_vector(31 downto 0);
dir: in std_logic;
cnt: in std_logic_vector(4 downto 0)) return std_logic_vector is
begin

if (dir = '1') then
return std_logic_vector((SHR(unsigned(din), unsigned(cnt))));
else
return std_logic_vector((SHL(unsigned(din), unsigned(cnt))));
end if;
end barrel shift;
```





### Barrel Shifter – architecture (cont'd)

-- ROTATE LEFT/RIGHT FUNCTION

```
function barrel_rotate(din: in std_logic_vector(31 downto 0);
dir: in std_logic;
cnt: in std_logic_vector(4 downto 0)) return std_logic_vector is
variable temp1, temp2: std_logic_vector(63 downto 0);

begin

case dir is

when '1' => -- rotate right cnt times
temp1 := din & din;
temp2 := std_logic_vector(SHR(unsigned(temp1),unsigned(cnt)));
return temp2(31 downto 0);
```





### Barrel Shifter – architecture (cont'd)

```
when others => -- rotate left cnt times
temp1 := din & din;
temp2 := std logic vector(SHL(unsigned(temp1),unsigned(cnt)));
return temp2(63 downto 32);
end case:
end barrel_rotate;
begin
P1: process (datain, direction, rotation, count)
begin
if (rotation = '0') then -- shift only
     dataout <= barrel shift(datain, direction, count);
else -- rotate only
     dataout <= barrel rotate(datain, direction, count);
end if;
end process;
end behv;
```





# **Example 6**Barrel Shifter – Testbench

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
entity to bs is
end tb bs;
architecture behv of tb bs is
-- Instantiating the UUT
component bs vhdl
             datain: in std logic vector(31 downto 0);
port (
     direction: in std_logic;
     rotation: in std logic;
     count: in std_logic_vector(4 downto 0);
     dataout: out std logic vector(31 downto 0));
end component;
```





### **Barrel Shifter – Testbench (cont'd)**

-- Defining the signals connected to the UUT

```
signal datain: std_logic_vector(31 downto 0);
signal direction: std_logic;
signal rotation : std_logic;
signal count: std_logic_vector(4 downto 0);
signal dataout: std_logic_vector(31 downto 0);
```

#### begin

-- Instantiating the UUT

```
I1: bs_vhdl port map (datain => datain,
direction => direction,
rotation => rotation,
count => count,
dataout => dataout);
```





### **Barrel Shifter – Testbench (cont'd)**

-- Applying Stimuli

P1: process

```
wait for 2 ns;
rotation <= '0'; -- shift mode
datain <= To_std_logic_vector(X"AAAAAAAA");
direction <= '0'; -- LEFT
loop1: for i in 0 to 31 loop
count <= conv_std_logic_vector(i, 5);
wait for 10 ns;
end loop;</pre>
```





### **Barrel Shifter – Testbench (cont'd)**

```
direction <= '1'; -- RIGHT
loop3: for i in 0 to 31 loop
count <= conv std logic vector(i, 5);
wait for 10 ns:
end loop:
direction <= '1'; -- RIGHT
rotation <= '1'; -- barrel shift
datain <= To_std_logic_vector(X"55555555");
loop2: for i in 0 to 31 loop
count <= conv std logic vector(i, 5);
wait for 10 ns:
end loop;
direction <= '0'; -- LEFT
loop4: for i in 0 to 31 loop
count <= conv std logic vector(i, 5);
wait for 10 ns;
end loop;
```





### **Barrel Shifter – Testbench (cont'd)**

```
end process;
end behv;

-- TOP LEVEL CONFIGURATION DECLARATION

configuration CFG_top of tb_bs is
for behv
for I1: bs_vhdl use entity work.bs_vhdl(behv);
end for;
end for;
end CFG_top;
```





### **BCD** to 7-Seg Decoder – entity





### **BCD** to 7-Seg Decoder – architecture

architecture BEHAVIOUR of DISPLAY\_DECODER is

```
begin
```

process (VALUE, ZERO BLANK) -- sensitivity list

#### begin

```
case VALUE is -- case-when statement described how decode is
```

-- driven based on the value of the input.

when "0000" => if ZERO BLANK='1' then

DISPLAY <= "0000000";

ZERO\_BLANK\_OUT <= '1';

else

DISPLAY <= "1111110";

end if;

when "0001" => DISPLAY <= "0110000"; when "0010" => DISPLAY <= "1101101";





### BCD to 7-Seg Decoder – architecture (cont'd)

```
when "0011"
                           DISPLAY <= "1111001";
                 =>
when "0100"
                           DISPLAY <= "0110011":
                 =>
when "0101"
                           DISPLAY <= "1011011":
                 =>
when "0110"
                           DISPLAY <= "1011111":
                 =>
when "0111"
                           DISPLAY <= "1110000":
                 =>
when "1000"
                           DISPLAY <= "1111111";
                 =>
when OTHERS
                           DISPLAY <= "1001111"; -- when others, an error
                 =>
                          -- is specified
```

```
end case;
end process;
end BEHAVIOUR;
```





**BCD** to 7-Seg Decoder – Testbench (cont'd)

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity DISPLAY DECODER TB is
end DISPLAY DECODER TB:
architecture ARC DISPLAY DECODER TB of DISPLAY DECODER TB is
signal
                      VALUE
                                   : bit vector(3 downto 0);
signal
          ZERO BLANK
                          : bit;
signal
          DISPLAY
                        : bit vector(6 downto 0);
           ZERO BLANK OUT : bit;
signal
component DISPLAY DECODER
   port ( VALUE : in bit vector(3 downto 0);
        ZERO BLANK : in bit;
        DISPLAY : out bit vector(6 downto 0);
        ZERO BLANK OUT : out bit);
end component;
```





#### **BCD** to 7-Seg Decoder – Testbench (cont'd)

#### begin

**INPUT VALUES: process** 

#### begin

```
ZERO_BLANK <= '1';
VALUE <= "0000";

wait for 5 ns;

ZERO_BLANK <= '0';
VALUE <= "0000";

wait for 7 ns;

ZERO_BLANK <= '1';
VALUE <= "0010";
```

wait for 12 ns;





#### **BCD** to 7-Seg Decoder – Testbench (cont'd)

```
ZERO BLANK <= '0';
    VALUE
                            <= "0100":
   wait for 12 ns;
    ZERO BLANK <= '0';
    VALUE
                            <= "0110":
   wait for 7 ns;
end process INPUT VALUES;
U1: DISPLAY DECODER
   port map(VALUE, ZERO BLANK, DISPLAY, ZERO BLANK OUT);
end ARC DISPLAY DECODER TB;
```





#### **BCD** to 7-Seg Decoder – Testbench (cont'd)

```
configuration CFG_DISPLAY_DECODER of DISPLAY_DECODER_TB is
for ARC_DISPLAY_DECODER_TB
    for U1:DISPLAY_DECODER use entity
        work.DISPLAY_DECODER(BEHAVIOUR);
    end for;
end for;
end CFG_DISPLAY_DECODER;
```





## **Example 8**Mealy Machine

```
Library IEEE;
use IEEE.std_logic_1164.all;

entity MEALY is -- Mealy machine
port (X, CLOCK: in STD_LOGIC;
    Z: out STD_LOGIC);
end;

architecture BEHAVIOR of MEALY is
type STATE_TYPE is (S0, S1, S2, S3);
signal CURRENT_STATE, NEXT_STATE: STATE_TYPE;
begin
```





## **Example 8**Mealy Machine (cont'd)

```
-- Process to hold combinational logic.

COMBIN: process (CURRENT_STATE, X)

begin

case CURRENT_STATE is

when S0 =>

if X = '0' then

Z <= '0';

NEXT_STATE <= S0;

elsif X = '1' then

Z <= '1';

NEXT_STATE <= S2;

else

Z <= 'U';

NEXT_STATE <= S0;

end if;
```



# 1

## **Example 8**

#### **Mealy Machine (cont'd)**

```
when S1 =>
   if X = 0 then
     Z <= '0':
     NEXT STATE <= S0;
    elsif X = '1' then
     Z <= '0';
     NEXT STATE <= S2;
    else
     Z <= 'U';
     NEXT_STATE <= S0;
    end if;
  when S2 =>
   if X = '0' then
     Z <= '1';
     NEXT STATE <= S2;
    elsif X = '1' then
     Z <= '0';
     NEXT STATE <= S3;
    else
```





#### **Mealy Machine (cont'd)**

```
Z <= 'U':
    NEXT STATE <= S0;
   end if:
   when S3 =>
   if X = '0' then
    Z <= '0';
    NEXT STATE <= S3;
   elsif X = '1' then
    Z <= '1';
    NEXT STATE <= S1;
   else
    Z <= 'U';
    NEXT STATE <= S0;
   end if:
 end case;
end process;
```





## **Example 8**Mealy Machine (cont'd)

```
-- Process to hold synchronous elements (flip-flops)
SYNCH: process
begin
wait until CLOCK'event and CLOCK = '1';
CURRENT_STATE <= NEXT_STATE;
end process;
end BEHAVIOR;
```





## **Example 8**Mealy Machine - Testbench

```
Library IEEE;
use IEEE.std logic 1164.all;
entity TB MEALY is
end;
architecture TESTBENCH of TB_MEALY is
    signal CLK : std_logic;
    signal X : std logic;
    signal Z : std logic;
    component MEALY
            Port (X, CLOCK: in STD_LOGIC;
                Z: out STD LOGIC
    end component;
```





#### **Mealy Machine - Testbench (cont'd)**

```
begin
     UUT: MEALY
            Port Map (X, CLK, Z);
-- CLOCK STIMULI OF 100 NS TIME PERIOD
     CLOCK: process
     begin
     CLK <= '0', '1' after 50 ns;
            wait for 100 ns;
     end process;
-- X input STIMULI
    X Stimuli: process
     begin
            X <= '0', '1' after 30 ns,
              'U' after 60 ns;
            wait for 90 ns;
     end process;
```





#### **Mealy Machine - Testbench (cont'd)**

```
end TESTBENCH;

configuration CFG_TB_MEALY of TB_MEALY is
    for TESTBENCH
        for UUT : MEALY
        end for;
    end for;
end;
```





#### **Moore Machine**

```
Library IEEE;
use IEEE.std logic 1164.all;
entity MOORE is
                -- Moore machine
 port (X, CLOCK: in STD LOGIC;
   Z: out STD_LOGIC);
end;
architecture BEHAVIOR of MOORE is
type STATE TYPE is (S0, S1, S2, S3);
 signal CURRENT STATE, NEXT STATE: STATE TYPE;
begin
 -- Process to hold combinational logic
 COMBIN: process (CURRENT STATE, X)
 begin
  case CURRENT STATE is
```



#### **Moore Machine (cont'd)**

```
when S0 =>
    Z <= '0':
    if X = 0 then
     NEXT STATE <= S0;
    else
     NEXT STATE <= S2;
    end if:
when S1 =>
    Z <= '1';
    if X = '0' then
     NEXT STATE <= S0;
    else
     NEXT STATE <= S2;
    end if;
when S2 =>
    Z <= '1';
    if X = '0' then
     NEXT STATE <= S2;
    else
     NEXT STATE <= S3;
    end if:
```





#### **Moore Machine (cont'd)**

```
when S3 =>
    Z <= '0':
    if X = 0 then
     NEXT STATE <= S3;
    else
     NEXT STATE <= S1;
    end if:
  end case:
 end process;
 -- Process to hold synchronous elements (flip-flops)
 SYNCH: process
 begin
  wait until CLOCK'event and CLOCK = '1';
  CURRENT STATE <= NEXT STATE;
 end process;
end BEHAVIOR;
```





#### **Moore Machine - Testbench**

```
Library IEEE;
use IEEE.std logic 1164.all;
entity TB MOORE is
end:
architecture TESTBENCH of TB_MOORE is
    signal CLK : std_logic;
    signal X : std logic;
    signal Z : std logic;
    component MOORE
            Port (
                       X, CLOCK: in STD LOGIC;
                Z: out STD LOGIC
    end component;
```





### Moore Machine - Testbench (cont'd)

```
procedure check(signal Z : in std logic;
                         constant Expected: in std logic;
                         constant timepoint : in time) is
    begin
            assert ( Z /= Expected OR timepoint /= now )
            report "Value on Z is OK"
            severity NOTE;
    end;
begin
    UUT: MOORE
            Port Map (X, CLK, Z);
-- CLOCK STIMULI OF 100 NS TIME PERIOD
    CLOCK: process
    begin
            CLK <= '0', '1' after 50 ns;
            wait for 100 ns;
end process;
```





#### **Moore Machine – Testbench (cont'd)**

```
-- X input STIMULI
     X_Stimuli: process
     begin
             X <= '1', '0' after 1000 ns;
             wait for 2000 ns:
     end process;
-- Assert Process
     check(Z,'1', 50 ns);
     check(Z,'0', 150 ns);
     check(Z,'1', 250 ns);
     check(Z,'0', 450 ns);
end TESTBENCH:
```





### **Moore Machine – Testbench (cont'd)**

```
configuration CFG_TB_MOORE of TB_MOORE is
    for TESTBENCH
        for UUT : MOORE
        end for;
    end for;
end;
```

