



CSE 331 Computer Organization

Project 3 – R-type Single cycle MIPS with Structural Verilog

Due date: December 7, Friday 23:59 (Moodle)

You will design a MIPS processor but only supporting the R-type instructions in the **MIPS Green Sheet**. Only the register block in your design will be behavioral but other than that, all your design must be structural.

Your MIPS will take a 32-bit instruction as input, so there will be no instruction memory. Also you will not implement l_w/s_w instructions therefore there will be no data memory.

The output of your block will be the output of ALU, but you also have to write the result to the \$rd register as R-type instructions require.

Write a structural Verilog on Altera Quartus II tool to implement a 32-bit R-type MIPS. Only structural Verilog is allowed, dataflow and behavioral Verilog is not allowed <u>except for the register module</u>. This means you cannot use assign, ifelse, always, ?: and etc.

Use hierarchy in your project. For instance, you can design a Register module and use it as an instance in your datapath.

You <u>will not support</u> floating point instructions, I-type instructions or J-type instructions. Also you will not implement jr and slt. All other R-type instructions (including sltu) in the MIPS Green Sheet will be implemented.

You have to simulate all instructions by yourself via Modelsim and put the results in your report as well as to your zip folder including all your project files to submit to Moodle.

You can find MIPS Green Sheet at the last page.

You should write a report (20%) including:

- 1. Your schematic designs for all modules.
- 2. Your Verilog modules and their description.
- 3. Modelsim Simulation results.
- 4. If not compiling or partial working the explanation of which parts work which parts do not.

You will submit your report, your full project as a zip file to Moodle.

Rules:

- 1. Behavioral or Dataflow Verilog are not allowed.
- 2. Not compiling or not simulating solutions can at most get 25pts.
- 3. You have to use Quartus II tool referred in Moodle.
- 4. Each day of late submission will get 25 point loss.
- 5. Write at least Register Block and Alu Control as modules.
- 6. The name of your top module should be alu32.
- 7. Do not change the previous ALU you designed. You must use it in your design without any modification inside.

Hint: Start with drawing schematic on paper for each module. Do not hesitate to write 32 lines of logic expressions for each bit of one or two 32-bit numbers whenever required.

Honor code: It is not a group project. Do not take any code from Internet. Any cheating means at least -100 for both sides. Do not share your codes and design to any one in any circumstance. Be honest and uncorrupt not to win but because it is RIGHT!









WWW.PHDCOMICS.COM

MIPS Reference Data

	S

1

CORE INSTRUCTION SET OPCODE						
NAME ARTEMO		FOR-			/ FUNCT	
NAME, MNEMO Add	NIC add	MAT R		(1)	(Hex) 0 / 20 _{hex}	
Add Immediate		I	R[rd] = R[rs] + R[rt] $R[rd] = R[rs] + Sign Ext[remains]$			
	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}	
Add Imm. Unsigned	addu	R	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex} 0 / 21 _{hex}	
Add Unsigned			R[rd] = R[rs] + R[rt]		$0/21_{\text{hex}}$ $0/24_{\text{hex}}$	
And Immediate	and	R I	R[rd] = R[rs] & R[rt]	(2)		
Branch On Equal	andi beq	I	R[rt] = R[rs] & ZeroExtImm if(R[rs] == R[rt])	(3)	c _{hex}	
Branch On Not Equal	bne	Ι	PC=PC+4+BranchAddr if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}	
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}	
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 _{hex}	
Jump Register	jr	R	PC=R[rs]	(5)	0 / 08 _{hex}	
Load Byte Unsigned	_	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}	
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 _{hex}	
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	$30_{ m hex}$	
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}	
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}	
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}	
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 _{hex}	
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	d_{hex}	
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a _{hex}	
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a _{hex}	
Set Less Than Imm. Unsigned	sltiu	Ι	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	b_{hex}	
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	$0/2b_{hex}$	
Shift Left Logical	sll	R	$R[rd] = R[rt] \le shamt$		$0 / 00_{hex}$	
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		$0 / 02_{hex}$	
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	$28_{ m hex}$	
Store Conditional	sc	I	$\begin{aligned} M[R[rs] + SignExtImm] &= R[rt]; \\ R[rt] &= (atomic) ? 1 : 0 \end{aligned}$	(2,7)	38 _{hex}	
Store Halfword	sh	Ι	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 _{hex}	
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	$2b_{hex}$	
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	$0/22_{hex}$	
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		$0/23_{hex}$	
(1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 } (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic				2'b0 }		

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5
I	opcode	rs	rt		immediate	
	31 26	25 21	20 16	15		
J	opcode			address		
	31 26	25				

ARITHMETIC CORE INSTRUCTION SET

			_	/ FMT /FT
		FOR-		/ FUNCT
NAME, MNEMO		MAT		(Hex)
Branch On FP True		FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bc1f	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	$Lo=R[rs]/R[rt]; Hi=R[rs]\%R[rt] \qquad (6)$	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$	11/11//0
Double			{F[ft],F[ft+1]}	
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare	c.x.d*	FR	$FPcond = (\{F[fs], F[fs+1]\} op$	11/11//y
Double			{F[ft],F[ft+1]})?1:0	11/11/ //
			=, <, or <=) (y is 32, 3c, or 3e)	11/10/ /2
	div.s	FK	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
Double	,	ED	{F[ft],F[ft+1]}	11/10//2
FP Multiply Single	mu1.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
FP Subtract Single	sub.s	FR	{F[ft],F[ft+1]}	11/10//1
FP Subtract	sub.s	ГK	F[fd]=F[fs] - F[ft] $\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} -$	11/10//1
Double	sub.d	FR	$\{F[ft],F[ft+1]\} = \{F[ft],F[ft+1]\}$	11/11//1
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP	IWCI	1	F[rt]=M[R[rs]+SignExtImm]; (2)	
Double	ldc1	I	F[rt+1]=M[R[rs]+SignExtImm+4]	35//
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control		R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ $\{6\}$	0///19
Shift Right Arith.	sra	R	$R[rd] = R[rt] \gg shamt$	0///3
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP	001		M[R[rs]+SignExtInm] = F[rt]; (2)	
Double	sdc1	Ι	M[R[rs]+SignExtImm+4] = F[rt+1]	3d//
			[] Oight Attinii ij I [it i]	

OPCODE

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	e
	31 26	25 21	20 16	15		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

O I E I I I I I	TIVIL, ITOIVIL	DEIT, OOL, OALL OOKVE	
NAME	NUMBER	USE	PRESERVEDACROSS
INAIVIE	NUMBER	USE	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No