

Shanghai Fudan Microelectronics Group Company Limited



复旦微电子

FM33LC0

Series low power consumption **MCU chip**

Product Brochure

2020. 06



This document is provided as a reference for users to select the appropriate products of Shanghai Fudan Microelectronics Group Co., Ltd. (hereinafter referred to as Fudan Microelectronics) according to their application. It does not guarantee that it does not contain any defects, and does not transfer the intellectual property rights and other rights owned by Fudan Microelectronics or third parties.

Before using the information recorded in this document to make a final judgment on whether the relevant information and products are applicable, please be sure to evaluate all the information as a whole system. The purchaser is solely responsible for the selection and use of Fudan Microelectronics' products and services described in this document, and Fudan Microelectronics does not assume the responsibility for the purchaser's selection and use of the products and services described in this document. Unless explicitly recognized in writing, Fudan Microelectronics' products are not recommended, authorized, or guaranteed for use in products or systems, including military, aviation, aerospace, life-saving and life-support systems, where failure or malfunction may cause personal injury, death, serious property or environmental damage. Without the permission of Fudan Microelectronics, the contents of this document may not be reprinted or copied in whole or in part. Routine product updates will be released at an appropriate time in the future without further notice. When purchasing the products described in this document, please confirm the latest information with the local sales office of Fudan Microelectronics in advance, and please pay attention to the information released by Fudan Microelectronics through various means, including the website of Fudan Microelectronics (<http://www.fmsh.com/>). If you need to know more about the information or products described in this document, please contact the local sales office of Shanghai Fudan Microelectronics Group Co., Ltd.

Trademarks The company name, logo and "Fudan" logo of Shanghai Fudan Microelectronics Group Co., Ltd. are trademarks or registered trademarks of Shanghai Fudan Microelectronics Group Co., Ltd. and its subsidiaries in China.

Published in China by Shanghai Fudan Microelectronics Group Co., Ltd. All rights reserved.

Chapter List

Chapter List.....	3
Table of Contents.....	19
List of Figures.....	21
1 Product Overview	26
1.1 Overview.....	26
1.2 Chip Structure Block Diagram.....	28
1.3 Product Model List.....	29
1.4 Product Features Comparison Table.....	29
2 Pinout and Package	32
2.1 Package and Pinout.....	32
2.1.1 <i>FM33LC0x6U LQFP64</i> (Package diagram.....	32
2.1.2 <i>FM33LC0x6N</i> (Package diagram.....	33
2.1.3 <i>FM33LC0x5N</i> (Package diagram.....	34
2.1.4 <i>FM33LC0x4NR</i> (Package diagram.....	35
2.1.5 <i>FM33LC0x3N</i> (Package diagram.....	36
2.1.6 <i>FM33LC0x3U</i> (Package diagram.....	37
2.1.7 <i>FM33LC0x2N</i> (Package diagram.....	37
2.1.8 (Package diagram (Pin function definition (<i>FM33LC0xxU</i>	38
2.1.9 diagram (Package diagram <i>FM33LC0xxN</i>	43
2.1.10 (Pin function definition (Pin function definition (<i>FM33LC0x4NR</i>	48
2.1.11 function definition (Pin function definition (Package-size diagram.....	52
3 Electrical parameters.....	60
3.1 Parameter Description.....	60
3.2 Parameter Test Conditions.....	60
3.2.1 Power supply scheme.....	60
3.3 Limit parameters.....	63
3.4 Performance Parameters.....	64
3.4.1 Typical Operating Conditions	64
3.4.2 Power Consumption	65
3.4.3 Parameters Reset and Power	71
3.4.4 Monitoring High-Precision	73
3.4.5 Reference Low-Power Mode Wake-up Time	75
3.4.6 External Clock Source Characteristics.....	76
3.4.7 Internal Clock Source Characteristics.....	77
3.4.8 PLL	80
3.4.9 ADC Characteristics.....	81
3.4.10 Characteristics Temperature.....	85
3.4.11 Sensor Operational Amplifier	87
3.4.12 Characteristics Analog Comparator	88
3.4.13 Flash Characteristics Memory	89
3.4.14 GPIO	90
3.4.15 LCD	93
3.4.16 USB Characteristics	93
4 Power Management Unit (PMU)	96
4.1 Chip Working Power Supply.....	96

4.1.1	Power domain division	96
4.1.2	power supply structure	97
4.1.3 ADC	diagram and independent power supply of reference voltage.....	97
4.2	Power Consumption Mode.....	98
4.2.1	98
4.2.1	Overview Power Modes and	99
4.2.2 Active	System.....	100
4.2.3 LP Active	100
4.2.4 LP Run	100
4.2.5 SLEEP	101
4.2.6 DEEPSLEEP	frequency Modes Modes Modes Modes.....	102
4.3	Wake-up Sources.....	103
4.4	Clock after waking up from sleep mode.....	104
4.5	Registers.....	105
4.5.1	Low power control register <i>PMU_CR</i>	105
4.5.2	(wake-up time control register <i>PMU_WKTR</i>	106
4.5.3	(wake-up source flag query register <i>PMU_WKFR</i>	107
4.5.4 PMU	(interrupt enable register <i>PMU_IER</i>	108
4.5.5 PMU	(interrupt flag register (<i>PMU_ISR</i>	108
5	Internal Reference Source (VREF).....	111
5.1	Overview.....	111
5.2	Registers.....	112
5.2.1 VREF1p2	5.2.2 Control register	112
5.2.3	(flag register	112
5.2.2	(interrupt enable register	113
5.2.4	simulationBUFFER (control register <i>VREF_CRVREF_SRVREF_IERVREF_BUFCR</i>	114
6	CPU.....	115
6.1	Overview.....	115
6.1.1	Processor Configuration.....	115
6.2	Registers.....	116
6.3	Exceptions and Interrupts.....	117
6.3.1	Interrupt vector	117
6.3.2	table Interrupt	118
6.3.3	priority error	118
6.3.4	handling lockup	119
6.4	Debug Features.....	120
6.4.1	Debug function pin	120
6.4.2	Reset of watchdog control in debug	120
6.4.3 DEBUG	state	120
6.5	Registers.....	121
6.5.1 DEBUG	Configuration <i>DBG_CR</i>	121
6.5.2 HardFault	register (query register <i>DBG_HDFR</i>	122
7	Bus and Storage	124
7.1	System Bus.....	124
7.2	Storage Space Allocation.....	126
7.2.1Overview	126
7.2.2	Peripheral module register address allocation.....	127
7.3	RAM.....	129
7.3.1Overview	129
7.4	FLASH	130
7.4.1Overview	130

7.4.2	Special Information Sector Description	130
7.4.3 Flash _{Programming}	134
7.4.4 Data Flash	139
7.4.5 Flash	Content protection.....	139
7.5 Registers	142
7.5.1 Flash	Read Control Register <i>FLS_RDCR142</i>	
7.5.2	(Prefetch Control Register	143
7.5.3	(User Configuration Word <i>ÿÿ</i>	143
7.5.4 ACLOCK	Register 1	144
7.5.5 ACLOCK	(Register 2	145
7.5.6 Flash	(Register (Erase Control <i>ÿÿ</i>	145
7.5.7 Flash Key	7.5.8 Register (Input	146
Flash	Register (Interrupt <i>ÿ</i> <i>ÿ</i>	146
7.5.9 Flash	Enable Register (Flag Register <i>OPTBRFLS</i> .. <i>ACLOCK1FLS</i> .. <i>ACLOCK2FLS</i> .. <i>EPCRFLS</i> .. <i>KEYFLS</i> .. <i>IERFLS_ISR</i>	147
8 Reset Management Unit (RMU)	149
8.1	Overview.....	149
8.2	Module Block Diagram.....	150
8.3	Power-On/Power-Off Reset.....	151
8.4	Independent Watchdog Timer (IWDT)	152
8.5	Window Watchdog Timer (WWDT).....	152
8.6 Software Reset	152
8.7 NRST Pin Reset	152
8.8 Registers	153
8.8.1 PDR	Control Register	153
8.8.2 BOR	(Control Register <i>RMU_PDRCRR</i> .. <i>RMU_BORCR</i>	153
9 Independent Watchdog Timer (IWDT)	155
9.1	Overview.....	155
9.2	Structure Diagram.....	155
9.3 IWDT Function Description	155
9.4 IWDT Window Function	156
9.5 IWDT Freeze	157
9.6 Registers	158
9.6.1 IWDT	Clear register <i>ÿ</i>	158
9.6.2 IWDT	(configuration <i>ÿ</i>	158
9.6.3 IWDT	register (count value	159
9.6.1 IWDT	register (window <i>IWDT_SERV</i> .. <i>IWDT_CRI</i> .. <i>IWDT_CNT</i>	160
9.6.2 IWDT	register (interrupt enable	160
9.6.3 IWDT	register (interrupt Flag Register <i>IWDT_IER</i> .. <i>IWDT_ISR</i>	160
10 Window Watchdog Timer (WWDT)	162
10.1 Functional Description	162
10.2 Block Diagram	162
10.3 WWDT Working Mode	163
10.4 Registers	165
10.4.1 WWDT	Control register <i>WWDT_CR</i> <i>ÿ</i>	165
10.4.2 WWDT	(configuration <i>WWDT_CFGR</i>	165
10.4.3 WWDT	register (count <i>WWDT_CNT</i> <i>ÿ</i> <i>ÿ</i>	166
10.4.4 WWDT	register (interrupt enable <i>WWDT_IER</i>	166
10.4.5 WWDT	register (interrupt flag <i>WWDT_ISR</i>	167
10.4.6 WWDT	register (prescaler register <i>WWDT_PSC</i> <i>ÿÿ</i>	167
11 Clock Management Unit (CMU)	170

11.1 Overview.....	170
11.2 Clock Architecture.....	171
11.2.1 SYSCLK Switching	172
11.2.2 instructions Main clock.....	172
11.2.3 description Bus clock and working clock of peripheral.....	172
11.2.4 modules Peripheral clock switching	174
11.2.5 LSCLK logic in sleep mode.....	174
11.3 USB PHY BCK.....	174
11.4 High Frequency RC Oscillator (RCHF)	176
11.4.1	176
11.4.2 OverviewSoftware Instructions.....	176
11.5 Intermediate Frequency RC Oscillator (RCMF)	177
11.5.1 Overview.....	177
11.6 High Precision Low Power RC Oscillator (LPOSC)	178
11.6.1 Overview.....	178
11.7 Low Frequency Crystal Oscillator Circuit (XTLF).....	179
11.7.1	179
11.7.2 OverviewWorking	179
11.7.3 ModeVibration Stop Detection.....	179
11.8 High-frequency crystal oscillator circuit (XTHF).....	180
11.8.1	180
11.8.2 OverviewWorking	180
11.8.3 ModeVibration Stop Detection.....	180
11.9 Phase-Locked Loop (PLL).....	181
11.9.1 Overview.....	181
11.9.2 Software Application Guide.....	181
11.10 Clock Sources in Low Power Modes.....	182
11.11 Clock Processing for Sleep and Wake-up.....	182
11.12 Registers.....	183
11.12.1 LOCKUP Reset control register	184
11.12.2 (software reset register	184
11.12.3 (reset flag register	185
11.12.4 (system clock control register	186
11.12.5 RCHF (control register	187
11.12.6 RCHF (adjustment register (.....	188
11.12.7 PLL Control register <i>RCC_LKPCR</i> <i>RCC_SOFRSTR</i> <i>RCC_RSTFRR</i> <i>RCC_SYSCLKR</i> <i>RCC_RCHFCR</i> <i>RCC_RCHFTR</i> <i>RCC_PLLCR</i>	189
11.12.8 LPOSC (control register	189
11.12.9 LPOSC (adjustment register	190
11.12.10 XTLF (control register	190
11.12.11 (peripheral bus clock control	191
11.12.12 register peripheral bus clock contro β	192
11.12.13 register peripheral bus clock contro β	193
11.12.14 register peripheral bus clock contro β $\ddot{\text{y}}$	194
11.12.15 LSCLK register selection <i>RCC_LPOSCCR</i> <i>RCC_LPOSCTR</i> <i>RCC_XTLFCR1</i> <i>RCC_PCLKCR1</i> <i>RCC_PCLKCR2</i> <i>RCC_PCLKCR3</i> <i>RCC_PCLKCR4</i> <i>RCC_L</i>	195
11.12.16 AHB Master register (control	195
11.12.17 register (peripheral reset enable	195
11.12.18 AHB register (peripheral reset <i>RCC_AHBMCRR</i> <i>RCC_PRSTEN</i> <i>RCC_AHBRSTCR</i>	196
11.12.19 APB register (peripheral reset <i>RCC_APBRSTCR1</i>	196
11.12.20 APB register (peripheral reset <i>RCC_APBRSTCR2</i>	198
11.12.21 XTHF register (control <i>RCC_XTHFCR</i>	199
11.12.22 RCMF register (control <i>RCC_RCMFCR</i>	200
11.12.23 RCMF register (adjustmen <i>RCC_RCMFTR</i>	200
11.12.24 register (peripheral working clock control <i>RCC_STOPCCR1</i>	201

11.12.25	Peripheral clock control register 2	<i>RCC_OPCCR2</i>	202	
11.12.26	PHY	control register	<i>RCC_PHYCR</i>	204
11.12.27	PHY BCK	(control register (<i>RCC_PHYBCKCR</i>)	205
12	Vibration Stop Detection (FDET)			206
12.1	Low-frequency vibration stop detection.....			206
12.2	High Frequency Vibration Stop Detection.....			206
12.3	Registers.....			207
12.3.1	Stop oscillation detection interrupt enable register	<i>FDET_IER</i>		207
12.3.2	(stop oscillation detection interrupt flag register (<i>FDET_ISR</i>)		207
13	Supply Voltage Monitoring (SVD)			209
13.1	Overview.....			209
13.2	Block Diagram.....			209
13.3	Pin Definition.....			210
13.4	Functional Description.....			210
13.5	External Power Supply Detection.....			211
13.6	Power Detection Threshold.....			212
13.7	Registers.....			215
13.7.1	SVD Configuration	<i>SVD_CFGR</i>		215
13.7.2	SVD register (control	<i>SVD_CR</i>)		216
13.7.3	SVD register (interrupt enable	<i>SVD_IER</i>		216
13.7.4	SVD register (status and flag	<i>SVD_ISR</i>		217
13.7.5	SVD register (reference voltage select	<i>SVD_REFSEL</i>)		218
14	AES Hardware Operation Unit (AES)			219
14.1	Functional Description.....			219
14.2	Working Mode.....			219
14.3	AES Data Stream Processing Mode.....			220
14.3.1	ECB Mode			220
14.3.2	CBC Mode			221
14.3.3	Pause Mode.....			223
14.3.4	CTR Mode			224
14.3.5	CTR Mode Pause Mode Mode.....			225
14.3.6	GCM Module.....			225
14.3.7	MultH			228
14.3.8	Recommended GCM Flow			229
14.4	Data Types.....			230
14.5	Workflow.....			231
14.5.1	Mode: Encryption			231
14.5.2	Mode: Key Expansion			232
14.5.3	Mode: Decryption			233
14.5.4	Mode: Key Expansion Decryption			233
14.5.5	Using MultH			234
14.6	DMA Interface.....			235
14.6.1	MultH Modules and DMA ..Interface.....			236
14.7	Error Flags.....			236
14.8	Registers.....			237
14.8.1	AES Control register	<i>AES_CR</i>		237
14.8.2	AES (interrupt enable register	<i>AES_IER</i>		239
14.8.3	AES (interrupt flag register	<i>AES_ISR</i>		239
14.8.4	AES (data input register (data	<i>AES_DIR</i>		240
14.8.5	AES output register (key	<i>AES_DOR</i>		240
14.8.6	AES register (x AES_KEYx	<i>AES_KEYx</i>		241

14.8.7 AES	Initial vector register $\times \text{AES_IVRx}$	241
15	Random Number Generator (TRNG)	243
15.1	Overview	243
15.2	Functional Description	244
15.2.1	Random number	244
15.2.2	generation working	244
15.2.3	clock Random number	244
15.2.4 CRC	reading operation	245
15.3	Registers	246
15.3.1	Random Number Control Register RNGCTL_CR	246
15.4	Registers	246
15.4.1	Random/DOR result output register RNG_DOR	247
15.4.2 RNG	(flag register) RNGRegister	247
15.4.3 CRC	(input data register) RNG_CRCCR	248
15.4.4 CRC	(flag register) RNG_CRCDIR	248
15.4.5 CRC	RNG_CRCCSR	248
16	Operational Amplifier (OPA)	250
16.1	Overview	250
16.2	Block Diagram	251
16.3	Pin Definition	253
16.4	Functional Description	253
16.4.1	Standalone Mode	253
16.4.2	Comparator Mode	254
16.4.3	Buffer Mode	256
16.4.4 PGA	Mode	256
16.4.5	Offset	258
16.4.6	Calibration Low	258
16.4.7	Power Comparator Interrupt	258
16.4.8	and Trigger Signal Output Power Mode	259
16.5	Registers	260
16.5.1 OPA1	Control Register	260
16.5.2 OPA1	(Calibration Register)	261
16.5.3 OPA1	(Interrupt Enable Register)	262
16.5.4 OPA1	(Interrupt Flag Register)	263
16.5.5 OPA2	(Control Register) $\text{OPA1_CR} \text{OPA1_CALROPA1_IEROPA1_ISROPA2_CR}$	264
16.5.6 OPA2	(Calibration Register)	264
16.5.7 OPA2	(Interrupt Enable Register)	265
16.5.8 OPA2	(Interrupt Flag Register) $\text{OPA2_CALROPA2_IEROPA2_ISR}$	266
17	Analog Comparator (COMPARATOR)	267
17.1	Overview	267
17.2	Block Diagram	268
17.3	Pin Definition	269
17.4	Functional Description	270
17.4.1	Basic functions	270
17.4.2	Output Digital filtering	270
17.4.3	Internal comparison benchmark	270
17.4.4	selection Interrupt and trigger signal	271
17.4.5	output Comparator output connection	271
17.5	Registers	272
17.5.1 COMP	Control Register 1 COMP_CR1	272
17.5.2 COMP	Control Register 2 COMP_CR2	273

17.5.3 COMP	Interrupt configuration	COMP_ICR	273
17.5.4 COMP	register (interrupt flag register)	COMP_ISR	274
18	Hardware Divider (HDIV)	276	
18.1	Overview	276	
18.2	Workflow	276	
18.3	Registers	277	
18.3.1	Dividend register	277	
18.3.2	(Divisor register	277	
18.3.3	(Quotient	278	
18.3.4	register (Remainder	278	
18.3.5	register (Status Register)	279	
19 I²C	280		
19.1	Overview	280	
19.2	Block Diagram	280	
19.3	Pin Definition and Pull-up Resistor Range	281	
19.4	Clock	284	
19.5	Interface Timing	285	
19.5.1	Interface Timing Diagram	285	
19.5.2	Interface Timing Description	286	
19.6 I ² C	Working Mode	288	
19.7 I ² C	Slave Address Format	289	
19.8 I ² C	Initialization	290	
19.8.1	IT Configure	290	
19.8.2	the master baud rate	290	
19.8.3	Configure the slave input analog filtering and output delay	291	
19.9 I ² C	Host Functions	292	
19.9.1	7bit Addressing	292	
19.9.2	10bit Addressing	297	
19.9.3	DMA	300	
19.9.4 SCL	Extension Slave Clock Stretching	304	
19.9.5	(timeout mechanism	304	
19.9.6	with programmable timing	304	
19.10 I ² C	Slave Function	306	
19.10.1	Slave	306	
19.10.2	addressing Slave	306	
19.10.3	sending data Slave	307	
19.10.4	receiving data Slave low power reception-wake-up	309	
19.10.5 DMA	309		
19.10.6	Slave Timing	313	
19.11	Registers	314	
19.11.1 I ² C	Host configuration	I2C_MSPCFGR	314
19.11.2 I ² C	register (host control	I2C_MSPCR	315
19.11.3 I ² C	register (host interrupt enable	I2C_MSPIER	316
19.11.4 I ² C	register (host interrupt flag	I2C_MSPISR	317
19.11.5 I ² C	register (host status	I2C_MSPSR	317
19.11.6 I ² C	register (host baud rate	I2C_MSPBGR	318
19.11.7 I ² C	register (host transceiver buffer	I2C_MSPBUF	319
19.11.8 I ² C	register (host timing control	I2C_MSPTCR	319
19.11.9 I ² C	register (host timeout register	I2C_MSPTOR	320
19.11.10 I ² C	Slave Control Register	I2C_SSPCR	321
19.11.11 I ² C	I2C (Slave Interrupt Enable Register	I2C_SSPIER	321
19.11.12 I ² C	I2C (Slave Interrupt Flag Register (I2C_SSPISR	322	

19.11.13	I ₂ C Slave status register (slave)	I ₂ C_SSPSR	323
19.11.14	I ₂ C transmit and receive buffer	I ₂ C_SSPBUF	324
19.11.15	I ₂ C register (slave address register)	I ₂ C_SSPADDR	324
20 UART		326	
20.1 Overview		326	
20.2 Block Diagram		327	
20.3 Pin Definition		328	
20.4 UART Type Distinction		329	
20.5 UART Character Description		329	
20.6 Functional Description		331	
20.6.1	Clock structure	331	
20.6.2	bit receive	331	
20.6.3	sampling data	332	
20.6.4	send data	334	
20.6.5	receive DMA	UART	334
20.6.6	DMA in send and receive mode	335	
20.7 Baud Rate Generation		335	
20.7.1	Baud rate	335	
20.7.1	generation Baud rate adaptation	336	
20.8 Infrared Modulation		337	
20.9 Receive Timeout		338	
20.10 Send Delay		338	
20.11 Registers		338	
20.11.1	Infrared modulation configuration	UART_ICCR	339
20.11.2	UARTx register (control status)	UARTx_CSR	340
20.11.3	UARTx register (interrupt enable)	UARTx_IER	341
20.11.4	UARTx register (interrupt flag)	UARTx_ISR	342
20.11.5	UARTx register (timeout and delay)	UARTx_TODR	343
20.11.6	UARTx register (receive buffer)	UARTx_RXBUF	343
20.11.7	UARTx register (transmit buffer)	UARTx_TXBUF	344
20.11.8	UATRx register (baud rate generation)	UARTx_BGR	344
21 LPUART		346	
21.1 Overview		346	
21.2 Block Diagram		347	
21.3 Pin Definition		348	
21.4 Working Clock		348	
21.5 Character Description		349	
21.6 Functional Description		350	
21.6.1	Bit receiving sampling	350	
21.6.2	receiving process	350	
21.6.3	sending process	350	
21.6.4	using receiving and sending DMA	LPUART	350
21.6.5	sleep mode data receiving in wake-up mode	351	
21.6.6	LPRUN sending completion interrupt	DMA	351
21.6.7	DMA and sending mode	352	
21.7 Registers		353	
21.7.1	LPUARTx Control Status Register	LPUARTx_CSR	353
21.7.2	(Interrupt Enable Register)	LPUARTx_IER	355
21.7.3	(Interrupt Flag Register)	LPUARTx_ISR	355
21.7.4	(Baud Rate Modulation)	LPUARTx_BMR	356
21.7.5	LPUARTx Register (Receive Buffer)	LPUARTx_RXBUF	357
21.7.6	LPUARTx Register (Transmit Buffer)	LPUARTx_TXBUF	357

21.7.7 LPUARTx Data Match Register (<i>LPUARTx_DMR</i>)	358
22 SPI.....	359
22.1 Overview.....	359
22.2 Block Diagram.....	359
22.3 Pin Definition.....	360
22.4 Interface Timing.....	360
22.4.1 CPHA=0	361
22.4.2 CPHA=1	361
22.4.1.4 Line half-duplex mode (host)	362
22.5 Functional Description.....	363
22.5.1 I/O	363
22.5.2 Configure full-duplex	364
22.5.3 TX-ONLY data	365
22.5.4 RX-ONLY	365
22.5.5 communication	366
22.5.6 mode mode	366
22.5.7 host configuration DMA data configuration	367
22.6 Registers.....	369
22.6.1 SPIx Control register1 <i>SPIx_CR1</i>	369
22.6.2 SPIx (control register2 <i>SPIx_CR2</i>	370
22.6.3 SPIx (control register3 <i>SPIx_CR3</i>	372
22.6.4 SPIx (interrupt control <i>SPIx_IER</i>	372
22.6.5 SPIx register (interrupt flag <i>SPIx_ISR</i>	373
22.6.6 SPIx register (send buffer <i>SPIx_TXBUF</i>	374
22.6.7 SPIx register (receive buffer <i>SPIx_RXBUF</i>	374
23 Smart Card Interface (ISO7816).....	375
23.1 Overview.....	375
23.2 Block Diagram.....	375
23.3 Interface Timing.....	376
23.4 Functional Description.....	376
23.4.1 Data reception and.....	376
23.4.2 data transmission	377
23.4.3 are performed using DMA 7816	378
23.5 Registers.....	380
23.5.1 U7816 Control register <i>U7816_CR</i>	380
23.5.2 U7816 (frame format register <i>U7816_FFR</i>	381
23.5.3 U7816 (extra protection time register <i>U7816_EGTR</i>	382
23.5.4 U7816 (working clock frequency <i>U7816_PSC</i>	383
23.5.5 U7816 division register (baud <i>U7816_BGR</i>	383
23.5.6 U7816 rate register (data receiving <i>U7816_RXBUF</i>	384
23.5.7 U7816 buffer register (data sending <i>U7816_TXBUF</i>	384
23.5.8 U7816 buffer register (interrupt <i>U7816_IER</i>	385
23.5.9 U7816 enable register (interrupt status <i>U7816_ISR</i>	385
24 DMA	388
24.1 Overview.....	388
24.2 Working Principle.....	389
24.3 Block Diagram.....	390
24.4 Workflow.....	390
24.5 Access Bandwidth.....	408
24.6 Channel Control.....	393
24.6.1 DMA Request Mapping.....	393

24.6.2	Channel priority	394
24.6.3	Transmission direction	394
24.6.4	Definition Cycle mode.....	394
24.7 Registers.....		395
24.7.1 DMA	Global Control Register <i>DMA_GCR</i>	395
24.7.2	(Channel Control Register <i>DMA_CHxCR</i>)	396
24.7.3	(Channel Memory Pointer Register <i>DMA_CHxMAD</i>)	397
24.7.4	(Channel Control Register <i>DMA_CH7CR</i>)	398
24.7.5	(Channel Pointer Register (ChannelDMA <i>CH7FLSAD</i>)	399
24.7.6	Pointer Register (Interrupt Status <i>DMA_CH7RAMAD</i>)	399
24.7.7 DMA	Flag Register (<i>DMA_ISR</i>)	400
25 CRC		401
25.1 Overview.....		401
25.2 Software Configuration Process.....		402
25.3 GOLDEN Data.....		403
25.4 DMA Interface.....		403
25.5 FLASH Data Integrity Check.....		404
25.6 Registers.....		405
25.6.1 CRC	Data Register	405
25.6.2 CRC	(Control Status Register	405
25.6.3 CRC LFSR	(Register <i>CRC_DRCRC_CRCRC_LFSR</i>	407
25.6.4 CRC	(Output XOR Register	407
25.6.5 CRC	(Polynomial Register <i>CRC_XORC_CRC_POLY</i>	408
26 Advanced Timer (ATIM).....		409
26.1 Overview.....		409
26.2 Main Features.....		409
26.3 Block Diagram.....		410
26.4 Functional Description.....		411
26.4.1	Timing unit	411
26.4.2	Timer working mode	413
26.4.3	Repeat counter	420
26.4.4	Preload register	421
26.4.5	Counter working clock	422
26.4.6	Internal trigger signal <i>ITRx</i>	427
26.4.7	(capture comparison	428
26.4.8	channel input Capture.....	430
26.4.9	mode Software output	432
26.4.10	Output Compare mode.....	433
26.4.11 PWM	output	434
26.4.12	Complementary output and dead.....	436
26.4.13	zone insertion	437
26.4.14	Brake function Complementary output channel	439
26.4.15 6-step PWM	<i>26.4.16</i> signal	440
	state Logic table	441
26.4.17	output Single pulse <i>OCxREF</i>	443
26.4.18	output External event clear <i>encoder interface</i>	444
26.4.19 TIM	Encoder	446
26.4.20 DMA	interface mode (slave mode access.....	449
26.4.21 DMA Burst.....		450
26.4.22	Input XOR function.....	451
26.4.23 Debug	mode	451
26.5 Registers.....		452

26.5.1 ATIM Control registers 1 <i>ATIM_CR1</i>	452
26.5.2 ATIM Control registers 2 <i>ATIM_CR2</i>	454
26.5.3 ATIM Slave mode control registers <i>ATIM_SMCR</i>	455
26.5.4 HEAD DMA (and interrupt enable register <i>ATIM_DIER</i>)	457
26.5.5 ATIM (Status registers <i>ATIM_ISR</i>)	458
26.5.6 ATIM (Event generation register <i>ATIM_EGR</i>)	460
26.5.7 ATIM (Capture compare mode register 1 <i>ATIM_CCMR1</i>)	460
26.5.8 ATIM (Capture compare mode register 2 <i>ATIM_CCMR2</i>)	463
26.5.9 ATIM (Capture compare enable register <i>ATIM_CCER</i>)	465
26.5.10 ATIM (Counter registers <i>ATIM_CNT</i>)	466
26.5.11 ATIM (Prescale registers <i>ATIM_PSC</i>)	466
26.5.12 ATIM (Auto-reload registers <i>ATIM_ARR</i>)	467
26.5.13 ATIM (Repeat count registers <i>ATIM_RCR</i>)	467
26.5.14 ATIM (Capture compare register 1 <i>ATIM_CCR1</i>)	468
26.5.15 ATIM (Capture compare register 2 <i>ATIM_CCR2</i>)	469
26.5.16 ATIM (Capture compare register 3 <i>ATIM_CCR3</i>)	469
26.5.17 ATIM (Capture compare register 4 <i>ATIM_CCR4</i>)	470
26.5.18 ATIM (Brake and dead zone control <i>ATIM_BDTR</i>)	470
26.5.19 HEAD DMA registers (Control <i>ATIM_DCR</i>)	472
26.5.20 HEAD DMA registers (Access <i>ATIM_DMAR</i>)	473
26.5.21 ATIM registers (Brake input control register <i>ATIM_BKCR</i>)	473
27 General Purpose Timer (GPTIM)	475
27.1 Overview.....	475
27.2 Main Features.....	475
27.3 Block Diagram.....	476
27.4 Functional Description.....	477
27.4.1 Timing unit	477
27.4.2 Timer working mode	479
27.4.3 Counter working clock	486
27.4.4 Internal trigger signal <i>ITRx</i>	492
27.4.5 (capture/comparison	493
27.4.6 channel input capture.....	494
27.4.7 mode software output	495
27.4.8 output comparison	495
27.4.9 PWM mode input	496
27.4.10 mode single	498
27.4.11 pulse output external OCxREF	500
27.4.12 event clear encoder <i>encoder interface</i>	500
27.4.13 GPTIM interface	501
27.4.14 DMA mode (slave mode access)	504
27.4.15 DMA Burst.....	505
27.4.16 Input XOR function.....	505
27.4.17 Debug mode	506
27.5 Registers.....	506
27.5.1 GPTIMx Control Register 1 <i>GPTIMx_CR1</i>	507
27.5.2 GPTIMx Control Register 2 <i>GPTIMx_CR2</i>	509
27.5.3 GPTIMx Slave Mode Control Register <i>GPTIMx_SMCR</i>	509
27.5.4 GPTIMx DMA (and Interrupt Enable Register <i>GPTIMx_DIER</i>)	511
27.5.5 GPTIMx (Status Register () <i>GPTIMx_SR</i>)	513
27.5.6 GPTIMx Register (Capture Compare) <i>GPTIMx_EGR</i>	514
27.5.7 GPTIMx Mode Register Capture 1 <i>GPTIMx_CCMR1</i>	515
27.5.8 GPTIMx Compare Mode Register 2 <i>GPTIMx_CCMR2</i>	517

27.5.9 GPTIMx	Capture Compare Enable Register <i>GPTIMx_CCER</i>	519
27.5.10 GPTIMx	(Counter Register <i>GPTIMx_CNT</i>)	520
27.5.11 GPTIMx	(Prescaler Register <i>GPTIMx_PSC</i>)	521
27.5.12 GPTIMx	(Auto-Reload Register <i>GPTIMx_ARR1</i>)	521
27.5.13 GPTIMx	(Capture Compare Register <i>GPTIMx_CCR1</i>)	522
27.5.14 GPTIMx	(Capture Compare Register <i>GPTIMx_CCR2</i>)	522
27.5.15 GPTIMx	(Capture Compare Register <i>GPTIMx_CCR3</i>)	523
27.5.16 GPTIMx	(Capture Compare Register <i>GPTIMx_CCR4</i>)	523
27.5.17 GPTIMx DMA	(Control Register <i>GPTIMx_DCR</i>)	524
27.5.18 GPTIMx DMA	(Access Register (<i>GPTIMx_DMAR</i>))	525
27.5.19 GPTIMx ITR	Select Register (<i>GPTIMx_ITRSEL</i>)	525
28 Basic Timer (BSTIM32)		527
28.1 Overview		527
28.2 Main Features		527
28.3 Block Diagram		527
28.4 Functional Description		528
28.4.1 Timing unit		528
28.4.2 Timer working mode		530
28.4.3 Counter working		532
28.4.4 Debug clock mode		533
28.5 Registers		534
28.5.1 BSTIM	Control register 1 <i>BSTIM_CR1</i>	534
28.5.2 BSTIM	(control register 2 <i>BSTIM_CR2</i>)	535
28.5.3 BSTIM	(interrupt enable register <i>BSTIM_IER</i>)	535
28.5.4 BSTIM	(interrupt flag register <i>BSTIM_ISR</i>)	536
28.5.5 BSTIM	(event generation <i>BSTIM_EGR</i>)	537
28.5.6 BSTIM	register (counter <i>BSTIM_CNT</i>)	537
28.5.7 BSTIM	register (prescaler <i>BSTIM_PSC</i>)	537
28.5.8 BSTIM	register (auto-reload register <i>BSTIM_ARR</i>)	538
29 Low Power Timer (LPTIM32)		539
29.1 Overview		539
29.2 Block Diagram		540
29.3 Timer Function		540
29.3.1 Ordinary timer		540
29.3.2 external pulse trigger counting		541
29.3.3 external asynchronous pulse		541
29.3.4 Timeout	counting-mode	541
29.4 Capture Comparison Function		542
29.4.1 32bit PWM		543
29.4.2 Input Capture		543
29.5 Registers		545
29.5.1 LPTIM	Configuration <i>LPTIM_CFGR</i>	545
29.5.2 LPTIM	register (count value <i>LPTIM_CNT</i>)	546
29.5.3 LPTIM	register (capture compare control and <i>LPTIM_CCSR</i>)	547
29.5.4 LPTIM	status register (target)	548
29.5.5 LPTIM	value register (interrupt)	549
29.5.6 LPTIM	enable register (interrupt)	550
29.5.7 LPTIM	flag register (control <i>LPTIM_ARR</i> , <i>LPTIM_IER</i> , <i>LPTIM_ISR</i> , <i>LPTIM_CR</i>)	550
29.5.8 LPTIM	register (capture)	551
29.5.9 LPTIM	compare register capture <i>LPTIM_CCGR1</i> , <i>LPTIM_CCGR2</i>	551
30 Real Time Clock (RTC)		553

30.1 Overview.....	553
30.2 Structure Diagram.....	553
30.3 Working Principle.....	554
30.3.1 Time base counter <i>LTBC</i>	554
30.3.2 <i>LTBC</i> (digital)	554
30.3.3 <i>BCD</i>	556
30.3.4 <i>RTC</i> adjustment time	557
30.3.5 <i>RTC</i> enable and	557
30.3.6 <i>RTC</i> stop time	557
30.3.7 setting time reading-leap-year judgment.....	558
30.4 Registers.....	559
30.4.1 <i>RTC</i> Write enable register <i>RTC_WER</i>	560
30.4.2 <i>RTC</i> (interrupt enable register <i>RTC_IER</i>	560
30.4.3 <i>RTC</i> (interrupt flag register <i>RTC_ISR</i>)	561
30.4.4 <i>BCD</i> (time second register <i>RTC_BCDSEC</i>)	563
30.4.5 <i>BCD</i> (time minute register <i>RTC_BCDMIN</i>	563
30.4.6 <i>BCD</i> (time hour register (time <i>RTC_BCDHOUR</i>)	564
30.4.7 <i>BCD</i> day register (time <i>RTC_BCDDAY</i>)	564
30.4.8 <i>BCD</i> weekday register (time <i>RTC_BCDWEEK</i>	565
30.4.9 <i>BCD</i> month register (time <i>RTC_BCDMONTH</i>	565
30.4.10 <i>BCD</i> year register (alarm <i>RTC_BCDYEAR</i>)	565
30.4.11 register () time sign <i>RTC_DUTYARM</i>	566
30.4.12 <i>RTC</i> register (value adjustment <i>RTC_TMSEL</i>)	566
30.4.13 <i>LTBC</i> register (value <i>RTC_ADJUST</i>)	567
30.4.14 <i>LTBC</i> adjustment direction register <i>RTC_ADSIGN</i>	568
30.4.15 (millisecond count value <i>RTC_SBSCNT</i>)	568
30.4.16 <i>RTC</i> register (backup register <i>RTC_BKRx</i>)	569
31 LCD Display.....	570
31.1 Overview.....	619
31.2 Block Diagram.....	570
31.3 IO Configuration.....	619
31.4 Functional Description.....	619
31.4.1 Working clock and display frame	572
31.4.2 LCD Type A 31.4.3 frequency Scan.....	572
LCD Type B 31.4.4 buffer waveform Scan.....	573
waveform On-chip drive mode	574
31.4.5 Display flicker function	575
31.4.6 Bias voltage adjustment.....	575
31.5 Registers.....	617
31.5.1 Display control register	577
31.5.2 (display test control register () test mode	579
31.5.3 pin output data register <i>LCD_CRLCPTEST</i>	580
31.5.4 control register () flash time register <i>LCDFCR</i>	580
31.5.5 (display interrupt enable <i>LCD_FLKT</i>)	580
31.5.6 register (display interrupt flag <i>LCD_IER</i>	581
31.5.7 register (display data cache <i>LCD_ISR</i>)	582
31.5.8 register (enable control register <i>LCD_DATAx</i>	582
31.5.9 <i>WITH</i> (enable control register <i>LCD_EAT</i>	587
31.5.10 <i>SEG</i> 0 <i>LCD_SEGEN</i>	587
32 ADC.....	589
32.1 Overview.....	610
32.2 Block Diagram.....	610

32.3 Input Channels.....	619
32.4 Functional Description.....	611
32.4.1 Conversion between sampled value and	591
32.4.2 actual voltage	591
32.4.3 Temperature sensor Slope and calibration of	593
32.4.4 temperature sensor	593
32.4.5 Programmable sampling time Sampling time	594
32.4.6 controlled by	596
32.4.7 external pin	597
32.4.8 Conversion mode Conversion	598
32.4.9 ADC trigger	599
32.4.10 ADC Oversampling and hardware	599
32.4.11 averaging Clock power supply and reference voltage Data conflict and automatic waiting	599
32.4.12 DMA.....	600
32.4.13 Simulated Window Watchdog AWD Ÿ	601
32.5 Low Power Mode.....	601
32.6 Registers.....	602
32.6.1 ADC Interrupt and Status Registers ADC_ISR	602
32.6.2 ADC (Interrupt Enable Registers ADC_IER Ÿ	603
32.6.3 ADC (Control Registers ADC_CR Ÿ	604
32.6.4 ADC (Configuration Registers ADC_SCONF	604
32.6.5 ADC Time Control Registers (Channel ADC_SMTR Ÿ	607
32.6.6 ADC Control Registers (Data ADC_CHER Ÿ	608
32.6.7 ADC Registers ()Software ADC_SDR	609
32.6.8 ADC Control Registers (Analog ADC_SAMPT	609
32.6.9 ADC Watchdog Threshold Registers () ADC_HLTR Ÿ	610
33 USB Full Speed Device.....	611
33.1 Overview.....	611
33.2 Main Features.....	611
33.3 Power Management.....	611
33.4 System Bus Architecture.....	611
33.5 Functional Block Diagram.....	612
33.6 USB CONTROLLER	613
33.6.1 Overview.....	613
33.7 USB DEVICE Clock and Reset.....	616
33.7.1 System clock.....	616
33.7.2 system reset	616
33.8 VBUS Access Wake-up.....	616
33.9 Interrupt Levels.....	616
33.10 Registers.....	618
33.10.1 AHB Configuration registers Ÿ	620
33.10.2 USB (global configuration registers (Ÿ	620
33.10.3 Reset Control Register USB_GAHBCFGUSB_GUSBCFGUSB_GRSTCTL	621
33.10.4 (Interrupt Flag Register	622
33.10.5 (Interrupt Mask Register Ÿ Ÿ	624
33.10.6 (Receive Status Read Register	624
33.10.7 (Receive Status Read And Register Ÿ	625
33.10.8 RxFIFO size (Register (.....	625
USB_GINTSTSUSB_GINTMSKUSB_GRXSTSPUSB_GRXFIFOZ33.10.9 Non-Periodic TxFIFO size USB_GNPTZ	625
33.10.10 LPM Configuration Ÿ	626
33.10.11 Device register USB_GLPMCFGUSB_DCFG	627
33.10.12 Device (Configuration	628
33.10.13 Device register (Control register USB_DTS	629

33.10.14	Device IN Endpoint General Interrupt Mask Register (USB_DIEPMSK Ÿ	630
33.10.15	Device OUT Endpoint general interrupt mask USB_DOEPMASK Ÿ	631
33.10.16	Device register (all endpoint interrupt Ÿ	632
33.10.17	Device registers (all endpoint interrupt mask Ÿ	632
33.10.18	Device IN registers[5:0] endpoint empty interrupt mask Ÿ	633
33.10.19	Device Control IN register[0:0] endpoint DAIINTUSB_DAINTMSKUSB_DIEPEMPMMSKUSB_DIEPCTL0.....	
33.10.20	Device Control OUT register[0:0] endpoint control Ÿ	634
33.10.21	Device IN register(endpoint control USB_DOEPMCTL0USB_DIEPCTLx.....	635
33.10.22	Device OUT register(endpoint interrupt Ÿ	637
33.10.23	Device register(endpoint	638
33.10.24	Device interrupt register USB_DOEPMCTLxUSB_DIEPINTxUSB_DOEPMINTx.....	639
33.10.25	Device IN (endpoint transfer length register USB_DIEPTSIZE0 Ÿ	640
33.10.26	Device OUT 0 Transfer Length Register (USB_DIEPTSIZE0 Ÿ	640
33.10.27	Device IN (endpoint transfer length register USB_DIEPTSIZE0 Ÿ	641
33.10.28	Device OUT (endpoint transfer length register USB_DIEPTSIZE0	642
33.10.29	Device IN (endpoint send[5:0] status register (power USB_DTXFSTSx Ÿ	642
33.10.30	control register () USB_PCGCCTL	643
33.11	Programming Model.....	644
33.11.1	Module initialization	644
33.11.2	Device initialization	644
33.11.3	Device	645
33.11.4	programming	646
33.11.5 LPM	Operation model-programming	666
34 I/O Ports	670
34.1	Overview.....	670
34.2	Pin Type.....	670
34.2.1	GPIO , input and output enable, controllable pull-up resistor, controllable open-drain	671
34.2.2	GPIO output, input and output enable, true open-drain output PA11 , PA12 Ÿ	672
34.2.3	GPIO (, input and output enable, a controllable pull-up resistor, controllable open-drain output (only, 7816 Data port)	673
34.2.4	GPIO input and output enable, controllable pull-up resistor, controllable open-drain output, HV tolerant ()PB12.....	674
34.3	IO Port Function Definition.....	675
34.3.1	GPIO Input/	675
34.3.2	GPIO output	675
34.3.3	digital peripheral	675
34.3.4	functions	676
34.3.5	analog functions using external crystal pins.....	677
34.4	NRST Pin.....	677
34.5	WKUPX Pins.....	677
34.6	External Pin Interrupt (EXTI).....	678
34.6.1	Functional	678
34.6.2	Description Application-Guide	679
34.7	Fast GPIO Output.....	680
34.8	Registers.....	681
34.8.1	GPIOx Input Enable Register GPIOx_INEN	683
34.8.2	GPIOx (Pull-up Enable Register GPIOx_PUEN	683
34.8.3	GPIOx (Open-drain Enable GPIOx_ODEN	684
34.8.4	GPIOx Register (Function Select GPIOx_FCR	684
34.8.5	GPIOx Register (Output Data GPIOx_DO yyyy	686
34.8.6	GPIOx Register (Output Data Set GPIOx_DSET	687
34.8.7	GPIOx Register (Output Data Reset GPIOx_DRST Ÿ	687
34.8.8	GPIOx Register (Input Data GPIOx_DIN Ÿ	688
34.8.9	GPIOx Register (Additional Digital Function GPIOx_CDRG0S0R0	689

34.8.10 GPIOx	Analog switch enable register <code>GPIOx_ANEN</code>	689
34.8.11 EXIT	(input selection register <code>GPIO_EXTISEL</code>)	690
34.8.12 EXIT	(edge selection and enable register <code>GPIO_EXTIEDS</code>)	692
34.8.13 EXIT	(digital filter control register <code>GPIO_EXTIDF</code>)	694
34.8.14 EXIT	(interrupt flag register <code>GPIO_EXTIISR</code>)	694
34.8.15 EXIT	(input signal register <code>GPIO_EXTIDI</code>)	695
34.8.16 ERROR	(configuration register <code>GPIO_FOUTSEL</code>)	695
34.8.17 WKUP	register (enable register <code>GPIO_PINWKEN</code>)	697
35 Dedicated Programming Interface		698
35.1 Overview		710
35.2 Using the Programmer		698
36 Debugging Support		699
36.1 Overview		711
36.2 DEBUG Pin		699
36.2.1 SWD Pin		699
36.2.2 pull-up resistor		699
36.3 SWD Interface Protocol		700
36.3.1 Protocol Introduction		700
36.3.2 Transmission Sequence		700
36.3.3 SW-DP ID code		701
36.3.4 Host read operation		701
36.3.5 Host write operation		702
36.4 SWD-DP Registers		692
36.4.1 Register List		702
36.5 CORE DEBUG Register		703
36.6 DEBUG-related configuration items		703
37 Device Signature Information		704
37.1 Registers		704
37.1.1 Memory Capacity Query Register (<code>SCU_CQR</code>)		704
37.2 Device UID		705
Version List		706
Shanghai Fudan Microelectronics Group Co., Ltd. Sales and Service Outlets		707

Table of Contents

Table 1-1 FM33LC0XX model list.....	29	Table 1-2 FM33LC0XXU feature list.....
list.....	29	Table 1-3 FM33LC0XXN feature list.....
list.....	30	Table 2-1 FM33LC0XXU pin list.....
list.....	42	Table 2-2 FM33LC0XXN pin list.....
list.....	47	Table 2-3 Pin function distribution table.....
table.....		Error! Bookmark not defined. Table 3-1FM33LC0XX Absolute Maximum Ratings.....
Ratings.....	63	Table 3-2FM33LC0XX Typical Operating Conditions.....
Table 3-3ACTIVE Current Parameters.....	65	Table 3-4LP ACTIVE Current Parameters.....
Parameters.....	68	Table 3-5LP RUN Current Parameters.....
Parameters.....	68	Table 3-6SLEEP Current Parameters.....
Parameters.....	69	Table 3-7DEEPSLEEP Current Parameters.....
Parameters.....	69	Table 3-8Reset and Power Monitoring Parameters.....
Parameters.....	71	Table 3-9High Precision Reference Source Parameters.....
Parameters.....	74	Table 3-10Wake-up Time Parameters.....
Parameters.....	75	Table 3-11 Table 3-12 Parameters of High Frequency Crystal Oscillator.....
Oscillator.....	76	Table 3-13 Parameters of Internal High Frequency RC Oscillator.....
Oscillator.....	77	Table 3-14 Parameters of Internal RC Oscillator.....
Table 3-15 Parameters of Internal Low Frequency RC Oscillator.....	79	Table 3-16 PLL Parameters.....
Parameters.....	80	Table 3-17 ADC Parameters.....
Parameters.....	82	Table 3-18 ADC Sampling Time.....
Time.....	84	Table 3-19 Temperature Sensor Parameters.....
Parameters.....	85	Table 3-20 OPA Parameters.....
Parameters.....	88	Table 3-21 Table 3-22 FLASH parameters.....
parameters.....	89	Table 3-23 Normal I/O parameters.....
parameters.....	90	Table 3-24 True open drain I/O parameters.....
parameters.....	91	Table 3-25 NRST pin parameters.....
parameters.....	92	Table 3-26 AC pin parameters.....
parameters.....	92	Table 3-27 LCD on-chip resistor voltage divider.....
characteristics.....	93	Table 3-28 USB PHY electrical characteristics.....
characteristics.....	93	Table 3-29 USB clock characteristics.....
characteristics.....	94	Table 4-1 Chip power consumption mode table.....
table.....	98	Table 4-2 Power modes and available system clocks.....
clocks.....	99	Table 6-1FM33LC0XX CPU configuration summary table.....
table.....	115	Table 6-2CORTEX-M0 core register summary table.....
table.....	116	Table 6-3FM33LC0XX interrupt vector table.....
table.....	118	Table 6-4HARDFAULT trigger reason list.....
list.....	119	Table 7-1Peripheral module bus address list.....
list.....	128	Table 7-2LDT1 data content definition.....
definition.....	130	Table 7-3User option byte definition.....
definition.....	131	Table 7-4LOCK information definition.....
definition.....	131	Table 7-5LOCK bit and FLASH address correspondence table.....
table.....	132	Table 7-6 LOCK bit permission definition.....
140 Table 7-7 FLASH access permission table.....	141	Table 9-1 IWDT overflow period table.....
table.....	156	

Table 10-1 WWDT overflow period table.....	164	Table 11-1 System clock switching
conditions.....	172	Table 11-2 Description of the main system
clocks.....	172	Table 11-3 Bus clock and peripheral working
clock.....	174	Table 11-4 RCHF calibration data.....
176 Table 11-5 RCMF calibration data.....	177	Table 11-6 LPOSC control
status.....	178	Table 11-7 LPOSC calibration
data.....	178	Table 11-8 Clock source in low power
consumption.....	182	Table 16-1 OPA pin
list.....	253	Table 16-2 OPA Comparator
Mode.....	255	Table 17-1 Comparator Pin
List.....	269	Table 19-1 I ₂ C Pin
List.....	281	Table 19-2 I ₂ C Protocol Electrical Parameters
Table.....	282	Table 19-3 I ₂ C Protocol Timing Parameters
Table.....	282	Table 19-4 Table 19-5 I ₂ C Slave Reserved Address
Definition.....	289	Table 20-1 UART Pin List.....
328 Table °C Interface Timing Requirements.....	287	
20-2 UART Type List.....	329	Table 20-3 UART Data Frame
Format.....	330	Table 20-4 DMA Table 20-5 Baud rate calculation under common clock
frequencies	336	Table 21-1 LPUART data frame format
349 Table 21-2 LPUART bit modulation parameter table	350	Table 21-3 LPUART DMA interrupt
description	352	Table 24-1 DMA channel mapping
393 Table 25-1 CRC GOLDEN data	403	Table 26-1 Channel status
table	439	Table 26-2 ENCODER INTERFACE counting
method	444	Table 26-3 DMA request configuration
449 Table 27-1 Internal trigger signal table.....	492	Table 27-2 ENCODER INTERFACE counting
method.....	500	Table 27-3 DMA operation table.....
505 Table 31-1 Frame frequency calculation formula.....	572	Table 31-2 Relationship between typical
frame frequency and DF	572	Table 32-1 ADC input channel
allocation.....	590	Table 32-2 ADC sampling time
table.....	594	Table 34-1 GPIO function logic definition
table.....	671	Table 34-2 True open drain IO function logic definition
table.....	672	Table 34-3 GPIO function logic definition table.....
675 Table 34-4 FCR definition table.....	675	Table 34-5 Multiple digital peripheral function
selection table.....	676	Table 34-6 External pin interrupt configuration.....
678		

Figure Catalog

Figure 1-1 Chip Block Diagram.....	28	Figure 2-1FM33LC0X6U LQFP64 Package
Diagram.....	32	Figure 2-2FM33LC0X6N LQFP64 Package
Diagram.....	33	Figure 2-3FM33LC0X5N LQFP48 Package
Diagram.....	34	Figure 2-4FM33LC0X3NQFN32 Package
Diagram.....	36	Figure 2-5FM33LC0X3UQFN32 Package
Diagram.....	37	Figure 2-6FM33LC0X3N TSSOP20 Package
Diagram.....	37	Figure 2-2LQFP64 Package
Dimensions.....	52	Figure 2-3LQFP48 Package
Dimensions.....	54	Figure 2-4 QFN32 Package
Dimensions.....	57	Figure 3-1 FM33LC0X6U Power Supply
Scheme.....	61	Figure 3-2 FM33LC0X6N Power Supply
Scheme.....	62	Figure 3-2 ADC Channel Input
Impedance.....	83	Figure 3-3 USB Differential Signal Timing
Diagram.....	93	Figure 4-1 Chip Power Structure
Diagram.....	97	Figure 4-2 Power Consumption Mode and System Main
Frequency.....	99	Figure 7-1 System Bus Schematic
Diagram.....	125	Figure 7-2 FM33LC04X Bus
Address.....	126	Figure 7-3 FM33LC02X bus
address.....	127	Figure 7-4 BOOTSWAP schematic
diagram.....	132	Figure 8-1 Chip reset source block
diagram.....	150	Figure 8-2 Power-on and power-off reset schematic
diagram.....	151	Figure 9-1 IWDT structure block
diagram.....	155	Figure 9-2 IWDT window schematic
diagram.....	157	Figure 10-1 WWDT structure block
diagram.....	162	Figure 10-2 WWDT window schematic
diagram.....	164	Figure 11-1 Chip clock block
diagram.....	171	Figure 11-2 USB PHY reference clock source
selection.....	175	Figure 13-1 Block diagram of low voltage detection
circuit.....	209	Figure 13-2 SVD working
timing.....	210	Figure 13-3 Intermittent working mode of power supply detection
circuit.....	Error!	Bookmark not defined. Figure 13-4 External resistor voltage division for external power supply
detection.....	211	Figure 13-5 Internal resistor voltage division for external power supply detection..... 212 Figure
14-1 ECB mode encryption process.....	220	Figure 14-2 ECB mode decryption
process.....	221	Figure 14-3 CBC encryption
process.....	222	Figure 14-4 CBC decryption
process.....	223	Figure 14-5 Suspend mode
process.....	223	Figure 14-6 CTR encryption
process.....	224	Figure 14-7 CTR decryption
process.....	225	Figure 14-8 32 Storage Method of Bit Counter and Random
Numbers	225	Figure 14-9 GCM Encryption Process
227 Figure 14-10 GCM Decryption Process	228	Figure 14-11 Block Diagram of MULTH
Module	229	Figure 14-12 Schematic Diagram of Data Storage According to Data
Type	231	Figure 14-13 Mode 1: Encryption Process
Figure 14-14 Schematic Diagram of Mode 2	232	Figure 14-15 Schematic Diagram of Mode
3	233	Figure 14-16 Schematic Diagram of Mode
4	234	

Figure 14-17 Schematic diagram of the use of the MULTH module	235	Figure 14-18 Schematic diagram of DMA request and data transfer during input	235
Figure 14-19 Schematic diagram of DMA request and data transfer during output	235	Figure 14-19 Schematic diagram of DMA request and data transfer during output	235
Figure 15-1 Block diagram of the true random number module	244	Figure 15-2 Working clock of the true random number module	244
Figure 16-1 Block diagram of OPA1 circuit	244	Figure 16-2 Block diagram of OPA2 circuit	251
Figure 16-3 OPA used as ADC front-end amplifier	251	Figure 16-4 OPA independent mode	252
Figure 16-5 OPA Comparator Modes	253	Figure 16-6 OPA Comparator Reference Voltage	254
Figure 16-7 OPA Comparator Output Digital Generation	254	Figure 16-8 OPA Buffer Mode	255
Figure 16-9 OPA PGA Mode	256	Figure 16-10 OPA Loop Filtering	257
Figure 16-11 OPA Comparator Interrupt Generation	257	Figure 17-1 Comparator Circuit Block Diagram	259
Figure 17-2 Digital Filter Waveform Diagram	268	Figure 17-3 Comparator Interrupt Generation	270
Figure 17-4 Comparator trigger output signal generation	271	Figure 19-1 I2C module block diagram	271
Figure 19-3 I Figure 19-4 Data valid timing (STOP) commands	285	Figure 19-5 Definition of start (START) and stop (STOP) commands	285
Figure 19-6 Output response (ACK)	285	Figure 19-7 Slave signal filtering address slave	291
Figure 19-8 Frame format when the host writes data to the 7-bit address slave	291	Figure 19-9 I2C software sends data flow chart	293
Figure 19-10 I2C host to 7 Figure 19-11 Frame format when the host reads data from a 7-bit address slave	294	Figure 19-12 I2C software sends data flow chart	294
Figure 19-13 I2C reads data flow chart from a 7-bit address slave	295	Figure 19-14 Bidirectional data communication frame format	296
Figure 19-15 10BIT addressing, the host writes data to the slave	296	Figure 19-16 I2C software sends data flow chart	297
Figure 19-17 10BIT addressing, the host reads data from the slave	298	Figure 19-18 I2C Software Transmit Data Flow Chart	298
Figure 19-19 I2C Software Transmit Data Flow Chart	299	Figure 19-20 I2C Master DMA Transmit Flow Chart	300
Figure 19-21 I2C Master DMA Receive Flow Chart	301	Figure 19-22 Master Timing Control	303
Figure 19-23 Slave Data Transmit Waveform	305	Figure 19-24 Slave Data Receive Waveform	307
Figure 19-25 Slave Data Receive Waveform (SCLSEN=0, Receive Overflow)	308	Figure 19-26 I2C Slave DMA Receive Flow Chart	309
Figure 19-27 I2C Slave DMA Transmission Flowchart	311	Figure 19-28 SDA Output Delay	312
Figure 19-29 I2C Slave DMA Transmission Flowchart	313	Figure 20-1 UART Interface Timing	313
Figure 20-2 UART Character Description	327	Figure 20-3 Bit Receive Sampling	329
Figure 20-4 UART Asynchronous Transmission Waveform 1	331	Figure 20-5 UART Asynchronous Transmission Waveform 2	332
Figure 20-6 UART Asynchronous Transmission Waveform 3	333	Figure 20-7 UART Asynchronous Transmission Waveform 4	334

Figure 20-7 Infrared Modulation Waveform.....	337	Figure 20-8 UART Transmission	
Delay.....	338	Figure 21-1 LPUART Structure Block	
Diagram.....	347	Figure 21-2 Character Description.....	
349 Figure 22-1 SPI Structure Block Diagram.....	360	Figure 22-2 SPI Data/Clock Timing Diagram	
(CPHA=0).....	361	Figure 22-3 SPI Data/Clock Timing Diagram (CPHA=1).....	
361 Figure 22-4 4-Wire Half-Duplex Write Operation.....	362	Figure 22-5 4-Wire Half-Duplex Read Operation (No DUMMY Figure 22-6 4-wire half-duplex read operation (with DUMMY CYCLE)	
interconnection	363	Figure 22-7 SPI MASTER/SPI SLAVE	
CPHA=0)	364	Figure 22-8 SPI SSN timing diagram (SSNM=1,	
diagram	366	Figure 22-9 SPI SSN timing diagram	
(SSNM=0)	366	Figure 23-1 ISO7816 structure block	
structure	375	Figure 23-2 ISO7816 data frame	
process	376	Figure 23-3 ISO7816 data receiving	
Process.....	377	Figure 23-4 ISO7816 Data Transmission	
390 Figure 24-2 DMA Register Configuration.....	378	Figure 24-1 DMA Structure Block Diagram.....	
Workflow.....	391	Figure 24-3 DMA	
Flowchart.....	392	Figure 25-1 CRC Operation	
RAM	402	Figure 25-2 Using DMA to Perform CRC Operation on Data in	
Figure 26-2 Waveform When Prescaler Changes from 1 to 2.....	403	Figure 26-1 Advanced Timer Structure Block Diagram.....	
Changes from 1 to 4.....	412	Figure 26-3 Waveform When Prescaler	
Divided.....	412	Figure 26-4 Count Up Waveform, Internal Clock Not	
2.....	413	Figure 26-5 Count Up Waveform, Internal Clock Divided by	
Preloaded).....	414	Figure 26-6 Update Event When ARPE=0 (ATIM_ARR Not	
Preloaded).....	414	Figure 26-7 Update Event When ARPE=1 (ATIM_ARR	
415	Figure 26-8 Count Down, Internal Clock Not Divided.....		
416	Figure 26-9 Count Down, Internal Clock Divided by 2.....	416	Figure 26-10 Count Down, Internal Clock
Divided by 2.....	417	Figure 26-11 Count Down, Update Event When Repeat Counting Is Not	
Used.....	417	Figure 26-12 Center-Aligned Counter Timing Diagram, ATIM_PCS=0, ATIM_ARR=0X6.....	
Figure 26-13 Counter Timing Diagram, Update Event When ARPE=1 (Counter Underflow)	419	Figure 26-14 Counter Timing Diagram,	
Update Event When ARPE=1 (Counter Overflow)	419	Figure 26-15 Examples of Update Rates in Different Modes and Register Settings of	
ATIM_RCR	420	Figure 26-16 ATIM Clock Source Block Diagram	
420	Figure 26-17 Internal Clock		
Source Mode, Clock Divider Factor is 1 Figure 26-18 TI2 External Clock Connection Example	423	Figure 26-19 Timing	
in External Clock Mode 1	423	Figure 26-20 Timing in External Clock Mode	
1	424	Figure 26-21 External Trigger Input Block Diagram	
425	Figure 26-22 Timing 1 in External Clock Mode 2	425	Figure 26-23 Timing 2 in External Clock Mode
2	426	Figure 26-24 Capture/Compare Channel (Channel 1 Input	
Section)	428	Figure 26-25 Main Circuit of Capture/Compare Channel 1	
428	Figure 26-26 Output Section of Capture/Compare Channel (Channels 1 to 3)	429	Figure 26-27 Output Section of
Capture/Compare Channel (Channel 4)	429	Figure 26-28 PWM Input Capture Mode	
Timing			422
430	Figure 26-29 Output Compare Mode, Toggle OC1	433	Figure 26-30 Edge-Aligned PWM Waveform
(ARR=7)	434	Figure 26-31 Center-Aligned PWM Waveform	
(APR=7)	435		

Figure 26-32 Complementary Output with Dead Band Insertion	436	Figure 26-33 Dead Band Waveform Delayed Greater Than Negative Pulse	436
Pulse	436	Figure 26-34 Dead Band Waveform Delayed Greater Than Positive Pulse	437
Figure 26-36 Output in Response to Brake	438	Figure 26-37 Example of Generating Six-Step PWM Using COM (OSSR=1)	438
440 Figure 26-38 Example of Single Pulse Mode		443 Figure 26-39 ETR Signal Clears OCXREF of ATIM	444
Operation in Encoder Mode	445	Figure 26-40 Example of Counter Mode	441
Mode	446	Figure 26-41 Timing in Reset Mode	
Mode	447	Figure 26-42 Timing in Gate Mode	
Mode	448	Figure 26-43 Timing in Trigger Mode	
Mode	448	Figure 26-44 Timing in External Clock Mode 2 + Trigger Mode	
Mode	448	Figure 27-1 General Timer Architecture Diagram	476.
Figure 27-2 Waveform when Prescaler Changes from 1 to 2	478	Figure 27-3 Waveform when Prescaler Changes from 1 to 4	478
Divided	479	Figure 27-4 Upward Counting Waveform, Internal Clock Not Divided	
480 Figure 27-6 Update Events When ARPE=0 (ATIM_ARR Not Preloaded)	480	Figure 27-7 Update Events When ARPE=1 (ATIM_ARR Preloaded)	481
481 Figure 27-8 Counting Down, Internal Clock Not Divided		482 Figure 27-9 Counting Down, Internal Clock Divided by 2	482
482 Figure 27-10 Counting Down, Internal Clock Divided by 2		483 Figure 27-11 Counting Down, Update Events When Repeat Counting Is Not Used	
483 Figure 27-12 Center-Aligned Counter Timing Diagram, ATIM_PCS=0, ATIM_ARR=0X6.....		484 Figure 27-13 Counter Timing Diagram, ARPE=1 Figure 27-14 Counter Timing Diagram, Update Event When ARPE=1 (Counter Overflow)	485
Figure 27-15 ATIM Clock Source Block Diagram	486	Figure 27-16 Internal Clock Source Mode, Clock Divider Factor is 1	
486 Figure 27-17 TI2 External Clock Connection Example		486 Figure 27-18 Timing in External Clock Mode 1	487
487 Figure 27-19 Timing in External Clock Mode 1		488 Figure 27-20 External Trigger Input Block Diagram	
489 Figure 27-21 Timing in External Clock Mode 2 1	489	Figure 27-22 Timing 2 in External Clock Mode 2	
Mode 2	490	Figure 27-23 Capture/Compare Channel (Channel 1 Input Section)	
493 Figure 27-25 Output Section of Capture/Compare Channel	494	Figure 27-26 PWM Input Capture Mode Timing	
OC1	495	Figure 27-27 Output Compare Mode, Toggle (ARR=7)	
(APR=7)	496	Figure 27-28 Edge-Aligned PWM Waveform (ARR=7)	
Mode.....	497	Figure 27-29 Center-Aligned PWM Waveform (APR=7)	
GPTIM	498	Figure 27-30 Example of Single Pulse Mode.....	
Mode.....	499	Figure 27-31 ETR Signal Clears OCXREF of GPTIM	
Figure 27-34 Timing in Gate Mode.....	500	Figure 27-32 Example of Counter Operation in Encoder Mode.....	
Mode.....	501	Figure 27-33 Timing in Reset Mode.....	502
Mode.....	503	Figure 27-35 Timing in Trigger Mode.....	
Mode.....	503	Figure 27-36 Timing in External Clock Mode 2 + Trigger Mode.....	
527 Figure 28-2 Waveform of Prescaler Changing from 1 to 2.....	529	Figure 28-3 Waveform when prescaler changes from 1 to 4.....	
529 Figure 28-4 Upward counting waveform, internal clock is not divided.....	530	529 Figure 28-4 Upward counting waveform, internal clock is not divided.....	

Figure 28-5 Upward counting waveform, internal clock divided by 2.....	531	Figure 28-6 Update event when ARPE=0 (ARR not preloaded)
..... 531		Figure 28-7 Update event when ARPE=1 (ARR preloaded)
..... 532		Figure 28-8 Internal clock source mode, clock division factor is 1
..... 532		Figure 29-1 LPTIM32 structure block diagram.....
..... 540		Figure 29-2 External ETR pulse rising edge triggered counting.....
..... 541		Figure 29-3 External ETR pulse asynchronous counting.....
541		Figure 29-4 TIMEOUT mode.....
output.....	542	Figure 29-5 PWM Output
..... 543		Figure 29-6 PWM Diagram
..... 544		Figure 30-1 RTC Structure Block Diagram
..... 553		Figure 30-2 LTBC Structure Block Diagram
..... 554		Figure 30-3 RTC Time Reading Flowchart
..... 558		Figure 31-1 LCD Display Control Module Structure Block Diagram
..... 571		Figure 31-2 LCD Driving Waveform (1/4 DUTY, 1/3 BIAS, TYPE A)
..... 573		Figure 31-3 LCD Driving Waveform (1/4 DUTY, 1/3 BIAS, TYPE B)
..... 574		Figure 31-4 LCD On-Chip Resistor BUFFER Type Driving Circuit
..... 575		Figure 32-1 ADC Block Diagram.....
589		Figure 32-2 ADC Single-Ended Input Channel Schematic Diagram.....
Channel Schematic Diagram.....	594	Figure 32-3 ADC Single-Ended Input Channel Schematic Diagram.....
Diagram.....	595	Figure 32-4 ADC Trigger Channel Schematic Filtering.....
..... 597		Figure 32-5 ADC Trigger Signal Clock.....
..... 598		Figure 32-6 ADC Working Mode.....
..... 599		Figure 32-7 Automatic Wait in Continuous Watchdog.....
..... 601		Figure 33-1 The Location of USB Peripherals on the Bus.....
..... 612		Figure 33-2 USB Peripheral internal address allocation.....
..... 614		Figure 33-3 USB peripheral interrupt diagram.....
..... 617		Figure 34-1 Ordinary GPIO structure block diagram.....
..... 671		Figure 34-2 True open drain GPIO structure block diagram.....
..... 672		Figure 34-3 Ordinary GPIO (two-way pull-up) structure block diagram.....
..... 673		Figure 34-45 V-TOLERANT GPIO structure block diagram.....
Figure 34-5 Pin input digital filtering.....	674	Figure 34-6 EXTI signal input diagram.....
..... 679		Figure 36-1 CORTEX-M0 debugging system diagram.....
..... 699		