AVR Microcontroller

Microprocessor Course

Chapter 10

AVR INTERRUPT PROGRAMMING

IN ASSEMBLY AND C

Day 1401(version 1.3)

Interrupts vs. polling

There are two methods by which devices receive service from the microcontroller: interrupts or polling.

In the interrupt method, whenever any device needs the microcontroller's service, the device notifies it by sending an interrupt signal. Upon receiving an interrupt signal, the microcontroller stops whatever it is doing and serves the device. The program associated with the interrupt is called the Interrupt service routine (ISR) or interrupt handler.

In the polling method, the microcontroller continuously monitors the status of a given device; when the status condition is met, it performs the service. After that, it moves on to monitor the next device until each one is serviced.

Interrupt Service Routine (ISR)

For every interrupt, there must be an interrupt service routine (ISR), or interrupt handler. When an interrupt is invoked, the microcontroller runs the interrupt service routine. Generally, in most microprocessors, for every interrupt there is a fixed location in memory that holds the address of its ISR.

Interrupt Vector Table (IVT)

The group of memory locations set aside to hold the addresses of ISRs is called the Interrupt Vector Table (IVT).

Table 10-1: Interrupt Vector Table for the ATmega32 AVR

Interrupt	ROM Location (Hex)	
Reset	0000	
External Interrupt request 0	0002	
External Interrupt request 1	0004	
External Interrupt request 2	0006	
Time/Counter2 Compare Match	0008	
Time/Counter2 Overflow	000A	
Time/Counter1 Capture Event	000C	
Time/Counter1 Compare Match A	000E	
Time/Counter1 Compare Match B	0010	
Time/Counter1 Overflow	0012	
Time/Counter0 Compare Match	0014	
Time/Counter0 Overflow	0016	
SPI Transfer complete	0018	
USART, Receive complete	001A	
USART, Data Register Empty	001C	
USART, Transmit Complete	001E	
ADC Conversion complete	0020	
EEPROM ready	0022	
Analog Comparator	0024	
Two-wire Serial Interface (I2C)	0026	
Store Program Memory Ready	0028	

Table 18. Reset and Interrupt Vectors

Vector No.	Program Address ⁽²⁾	Source	Interrupt Definition
1	\$000 ⁽¹⁾	RESET	External Pin, Power-on Reset, Brown-out Reset, Watchdog Reset, and JTAG AVR Reset
2	\$002	INT0	External Interrupt Request 0
3	\$004	INT1	External Interrupt Request 1
4	\$006	INT2	External Interrupt Request 2
5	\$008	TIMER2 COMP	Timer/Counter2 Compare Match
6	\$00A	TIMER2 OVF	Timer/Counter2 Overflow
7	\$00C	TIMER1 CAPT	Timer/Counter1 Capture Event
8	\$00E	TIMER1 COMPA	Timer/Counter1 Compare Match A
9	\$010	TIMER1 COMPB	Timer/Counter1 Compare Match B
10	\$012	TIMER1 OVF	Timer/Counter1 Overflow
11	\$014	TIMER0 COMP	Timer/Counter0 Compare Match
12	\$016	TIMER0 OVF	Timer/Counter0 Overflow

Steps in executing an interrupt

Upon activation of an interrupt, the microcontroller goes through the following steps:

- 1. It finishes the instruction it is currently executing and saves the address of the next instruction (program counter) on the stack.
- It jumps to a fixed location in memory called the interrupt vector table. The interrupt vector table directs the microcontroller to the address of the interrupt service routine (ISR).
- The microcontroller starts to execute the interrupt service subroutine until it reaches the last instruction of the subroutine, which is RETI (return from interrupt).
- 4. Upon executing the RETI instruction, the microcontroller returns to the place where it was interrupted.

Sources of interrupts in the AVR

There are many sources of interrupts in the AVR, depending on which peripheral is incorporated into the chip. The following are some of the most widely used sources of interrupts in the AVR:

- 1. There are at least two interrupts set aside for each of the timers, one for overflow and another for compare match.
- Three interrupts are set aside for external hardware interrupts. Pins PD2 (PORTD.2), PD3 (PORTD.3), and PB2 (PORTB.2) are for the external hardware interrupts INT0, INT1, and INT2, respectively.
- Serial communication's USART has three interrupts, one for receive and two interrupts for transmit.
- 4. The SPI interrupts.
- 5. The ADC (analog-to-digital converter).

The AVR has many more interrupts than the list shows. Notice in Table 10-1. that a limited number of bytes is set aside for interrupts. For example, a total of 2 words (4 bytes), from locations 0016 to 0018, are set aside for Timer0 overflow interrupt. Normally, the service routine for an interrupt is too long to fit into the memory space allocated. For that reason, a JMP instruction is placed in the vector table to point to the address of the ISR.

```
.ORG 0 ;wake-up ROM reset location

JMP MAIN ;bypass interrupt vector table

;---- the wake-up program

.ORG $100

MAIN: ;enable interrupt flags

....
```

Figure 10-1. Redirecting the AVR from the Interrupt Vector Table at Power-up

Enabling and disabling an interrupt

Upon reset, all interrupts are disabled (masked), The interrupts must be enabled (unmasked) by software in order for the microcontroller to respond to them. The D7 bit of the SREG (Status Register) register is responsible for enabling and disabling the interrupts globally. The I bit makes the job of disabling all the interrupts easy. With a single instruction "CLI" (Clear Interrupt), we can make I = 0 during the operation of a critical task.




Figure 10-2. Bits of Status Register (SREG)

Steps in enabling an interrupt

To enable any one of the interrupts, we take the following steps:

- Bit D7 (I) of the SREG register must be set to HIGH to allow the interrupts to happen. This is done with the "SEI" (Set Interrupt) instruction.
- If I = 1, each interrupt is enabled by setting to HIGH the interrupt enable (IE) flag bit for that interrupt. There are some I/O registers holding the interrupt enable bits. Figure 10-3 shows that the TIMSK register has interrupt enable bits for Timed, Timer1, and Timer2. It must be noted that if I = 0, no interrupt will be responded to, even if the corresponding interrupt enable bit is high.

Example 10-1

Show the instructions to

- (a) enable (unmask) the Timer0 overflow interrupt and Timer2 compare match interrupt, and
- (b) disable (mask) the Timer 0 overflow interrupt, then
- (c) show how to disable (mask) all the interrupts with a single instruction.

Solution:

```
(a)
                                                          ; TOIE0 = 1, OCIE2 = 1
2
                      R20, (1<<TOIE0) | (1<<OCIE2)
              LDI
3
                                                          ; enable TimerO overflow and Timer
              OUT
                      TIMSK, R20
4
                                                          ;allow interrupts to come in
5
     (b)
6
                      R20, TIMSK
                                                          :R20 = TIMSK
              IN
                      R20,0xFF ^ (1<<TOIE0)
                                                          :TOIE0 = 0
              ANDI
                      TIMSK, R20
                                                          ; mask (disable) TimerO interrupt
              OUT
```

We can perform the above actions with the following instructions, as well:

```
10
                        R20, TIMSK
               IN
                                                           :R20 = TIMSK
11
                       R20,1<<TOIE0
               CBR
                                                           :TOIE0 = 0
                                                           ;mask (disable) TimerO interrupt
12
                        TIMSK, R20
               OUT
13
                                                           ; mask all interrupts globally ....)23
14
      (c)
               CLI
```

Bit	7	6	5	4	3	2	1	0	
	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	TIMSK
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Bit 2 – TOIE1: Timer/Counter1, Overflow Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Overflow Interrupt is enabled. The corresponding Interrupt Vector is executed when the TOV1 Flag, located in TIFR, is set.

Bit 4 – OCIE1A:Timer/Counter1, Output Compare A Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Output Compare A match interrupt is enabled. The corresponding Interrupt Vector is executed when the OCF1A Flag, located in TIFR, is set.

Rollover timer flag and interrupt

In polling TOV0, we have to wait until TOV0 is raised.

Using interrupts avoids tying down the controller. If the timer interrupt in the interrupt register is enabled, TOV0 is raised whenever the timer rolls over and the microcontroller jumps to the interrupt vector table to service the ISR. In this way, the microcontroller can do other things until it is notified that the timer has rolled over.

The TOIEx bit enables the interrupt for a given timer. TOIEx bits are held by the TIMSK register.

Table 10-2: Timer Interrupt Flag Bits and Associated Registers					
Interrupt Overflo		Register	Enable Bit	Register	
	Flag Bit				
Timer0	TOV0	TIFR	TOIE0	TIMSK	
Timer1	TOV1	TIFR	TOIE1	TIMSK	
Timer2	TOV2	TIFR	TOIE2	TIMSK	




Figure 10-4. The Role of Timer Overflow Interrupt Enable (TOIE0)

Program 10-1:

For this program, we assume that PORTC is connected to 8 switches and PORTD to 8 LEDs. This program uses Timer0 to generate a square wave on pin PORTB.5, while at the same time data is being transferred from PORTC to PORTD.

```
;Program 10-1
      .INCLUDE "M32DEF.INC"
       .ORG 0x0
                                             :location for reset
               JMP
                       MAIN
      .ORG 0x16
                                            ;location for TimerO overflow (see Table 10.1)
                       TOV ISR
                                            ; jump to ISR for Timer0
               ;-main program for initialization and keeping CPU busy
 8
               .ORG 0x100
               MAIN:
10
               LDT
                       R20, HIGH (RAMEND)
11
               OUT
                       SPH, R20
12
               LDI
                       R20, LOW (RAMEND)
                       SPL,R20
13
               OUT
                                             ;initialize stack
14
               SBI
                       DDRB,5
                                            ; PBS as an output
15
                       R20, (1<<TOIE0)
               LDI
                       TIMSK, R20
                                            ;enable Timer() overflow interrupt
16
               OUT
               SEI
                                            :set I (enable interrupts globally)
```

```
17
             SET
                                         ;set I (enable interrupts globally)
18
                     R20, -32
             LDI
                                         :timer value for 4 micros
19
                    TONTO, R20
                                         ;load Timer0 with -32
             OUT
20
             LDI
                    R20,0x01
             OUT
                     TCCRO, R20
                                         ;Normal, internal clock, no prescaler
21
22
             LDI
                    R20,0x00
                  DDRC, R20
23
             OUT
                                         ;make PORTC input
                    R20, 0xFF
24
             LDI
                     DDRD, R20
25
             OUT
                                         ;make PORTD output
26
                   ----- Infinite loop
                     R20, PINC
27
                                       read from PORTC
      HERE:
             IN
28
             OUT
                     PORTD, R20
                                       ; give it to PORTD
                                         ; keeping CPU busy waiting for interrupt
29
             JMP
                     HERE
30
                          ----- ISR for Timer() (it is executed every 4 micros)
31
32
      .ORG 0x200
33
      TOV ISR:
34
                     R16, PORTB
             IN
                                         :read PORTB
                    R17,0x20
                                         ;00100000 for toggling PB5
35
             LDI
36
             EOR
                   R16, R17
                                         ;toggle PB5
                   PORTB, R16
37
             OUT
                    R16,-32
38
             LDI
                                         timer value for 4 micross
                     TCNTO, R16
                                         ;load TimerO with -32 (for next round)
39
             OUT
                                         return from interrupt
40
             RETI
```

Notice the following points about Program 10-1:

- 1. We must avoid using the memory space allocated to the interrupt vector table. Therefore, we place all the initialization codes in memory starting at an address such as \$100. The JMP instruction is the first instruction that the AVR executes when it is awakened at address 0000 upon reset. The JMP instruction at address 0000 redirects the controller away from the interrupt vector table.
- 2. In the MAIN program, we enable (unmask) the Timer0 interrupt with the following instructions:

```
LDI R16,1<<TOV0
OUT TIMSK,R16 ;enable Timer0 overflow interrupt
SEI ;set I (enable interrupts globally)
```

3. In the MAIN program, we initialize the Timer0 register and then enter into an infinite loop to keep the CPU busy. The loop could be replaced with a real world application being executed by the CPU. The TOIE0 flag is raised as soon as Timer0 rolls over, and the microcontroller gets out of the loop and goes to \$0016 to execute the ISR associated with Timer0. At this point, the AVR clears the I bit (D7 of SREG) to indicate that it is currently serving an interrupt and cannot be interrupted again.

- 4. The ISR for Timer0 is located starting at memory location \$200 because it is too large to fit into address space \$16-\$18, the address allocated to the Timer0 overflow interrupt in the interrupt vector table.
- 5. RETI must be the last instruction of the ISR. Upon execution of the RETI instruction, the AVR automatically enables the I bit (D7 of the SREG register) to indicate that it can accept new interrupts.
- 6. In the ISR for Timer0, notice that there is no need for clearing the TOV0 flag since the AVR clears the TOV0 flag internally upon jumping to the interrupt vector table.

Example 10-2

What is the difference between the RET and RETI instructions? Explain why we can-not use RET instead of RETI as the last instruction of an ISR.

Solution:

Both perform the same actions of popping off the top bytes of the stack into the program counter, and making the AVR return to where it left off. However, RETI also performs the additional task of setting the I flag, indicating that the servicing of the interrupt is over and the AVR now can accept a new interrupt. If you use RET instead of RETI as the last instruction of the interrupt service routine, you simply block any new interrupt after the first interrupt, because the I would indicate that the interrupt is still being serviced.

Program 10-2 uses Timer0 and Timer1 interrupts simultaneously, to generate square waves on pins PB1 and PB7 respectively, while data is being transferred from PORTC to PORTD.

```
;Program 10-3
    .INCLUDE "M32DEF.INC"
                                           ;location for reset
            0x0
    . ORG
                                           ; bypass interrupt vector table
             JMP
                     MAIN
5
                                           :ISR location for TimerO overflow
            0x12
    . ORG
                                           ; go to an address with more space
            JMP
                     T1 OV ISR
    . ORG
            0x16
             JMP
                     TO OV ISR
```

```
; ----- main program for initialization and keeping CPU busy
10
11
      .ORG 0x100
                       R20, HIGH (RAMEND)
12
     MAIN:
              LDI
13
                       SPH,R20
              OUT
14
                       R20, LOW (RAMEND)
              LDI
                                                                  : Init PORT B & C & I
                                                     33
15
                       SPL,R20
              OUT
                                                     34
                                                                  SBI
                                                                           DDRB,1
16
              :Init Timer 0
                                                     35
                                                                  SBI
                                                                          DDRB,7
17
                       R20,-160
              LDI
                                                                          R20,0
                                                     36
                                                                  LDI
18
              OUT
                      TCNTO,R20
                                                     37
                                                                          DDRC,R20
                                                                  OUT
19
                    R20,0x01
              LDI
                                                     38
                                                                          R20, OxFF
                                                                  LDI
20
                       TCCR0,R20
              OUT
                                                                           DDRD, R20
                                                     39
                                                                  OUT
21
              :Init Timer 1
                                                     40
                                                                           PORTC, R20
                                                                  OUT
22
                       R20, HIGH (-640)
              LDI
                                                                 ---- Infinite loop
                                                     41
                       TCNT1H,R20
23
              OUT
                                                     42
                                                                           R20, PINC
                                                          HERE:
                                                                  IN
24
                       R20, LOW (-640)
              LDI
                                                     43
                                                                           PORTD, R20
                                                                  OUT
25
                       TCNT1L,R20
              OUT
                                                    44
                                                                  RJMP
                                                                           HERE
26
                       R20,0x00
              LDI
27
                       TCCR1A,R20
              OUT
28
                       R20,0x01
              LDI
29
              OUT
                       TCCR1B,R20
30
                       R20, (1<<TOIE0) | (1<<TOIE1)
              LDI
                       TIMSK, R20
31
              OUT
32
              SEI
```

```
;----- ISR for Timer0
46
     .ORG 0x200
47
     TO OV ISR:
48
                      R16,-160
             LDI
49
                      TCNTO,R16
             OUT
50
                      R17, PINB
              IN
51
                      R16,0x02
             LDI
52
                    R16,R17
             EOR
53
                      PORTB, R16
             OUT
54
             RETI
55
           ----- ISR for Timerl
56
     .ORG 0x220
57
     T1 OV ISR:
58
                      R18, HIGH (-640)
             LDI
59
                      TCNT1H,R18
             OUT
                      R18, LOW (-640)
60
             LDI
                      TCNT1L,R18
61
             OUT
62
                      R18, PINB
             IN
                      R19,0x80
63
             LDI
                      R18, R19
64
             EOR
65
                      PORTB, R18
             OUT
66
             RETI
```

Program 10-3 has two interrupts:

- (1)PORTA counts up every time Timer1 overflows. It overflows once per second.
- (2)A pulse is fed into Timer0, where Timer0 is used as counter and counts up. Whenever the counter reaches 200, it will toggle the pin PORTB.6.

```
;Program 10-03
      .INCLUDE "M32DEF.INC"
      .ORG 0x0
               JMP
                        MAIN
      .ORG 0x12
                        T1 OV ISR
               JMP
      .ORG 0x16
                        TO OV ISR
               JMP
10
      .ORG 0x40
                        R20, HIGH (RAMEND)
11
     MAIN:
               LDI
12
                        SPH,R20
               OUT
13
               LDI
                        R20, LOW (RAMEND)
14
                        SPL,R20
               OUT
                        R18,0
15
               LDI
                        PORTA, R18
16
               OUT
                        R20,0
17
               LDI
                        DDRC,R20
18
               OUT
19
                        R20, OxFF
               LDI
20
                        DDRA, R20
               OUT
21
                        DDRD, R20
               OUT
22
                        DDRB, 6
               SBI
23
                        PORTB, 0
               SBI
```

```
25
                       R20,0x06
              LDI
26
              OUT
                       TCCR0,R20
27
                       R16,-200
              LDI
28
              OUT
                       TCNTO, R16
                       R19 HIGH (-31250)
29
              LDI
30
                       TCNT1H,R19
              OUT
31
                       R19, LOW (-31250)
              LDI
32
                       TCNT1L,R19
              OUT
33
              LDI
                       R20,0
34
                       TCCR1A,R20
              OUT
35
                       R20,4
              LDI
36
                       TCCR1B, R20
              OUT
37
                       R20, (1<<TOIE0) | (1<<TOIE1)
              LDI
38
                       TIMSK, R20
              OUT
39
              SEI
40
             ---- Infinite loop
41
     HERE:
              IN
                       R20, PINC
42
              OUT
                       PORTD, R20
43
              JMP
                       HERE
```

```
44
     :---- ISR for TimerO
45
    .ORG 0x200
46
    TO OV ISR:
47
                   R16, PINB
            IN
48
                R17,0x40
            LDI
49
            EOR R16,R17
50
            OUT PORTB, R16
51
            LDI R16,-200
52
            OUT TCNT0,R16
53
            RETI
         ----- ISR for Timer1
54
55
    .ORG 0x300
56
    T1 OV ISR:
57
                 R18
            INC
58
            OUT PORTA, R18
            LDI R19, HIGH (-31250)
59
60
            OUT
                   TCNT1H,R19
61
            LDI R19, LOW (-31250)
62
            OUT
                   TCNT1L,R19
63
            RETI
```

Compare match timer flag and interrupt

Sometimes a task should be done periodically, as in the previous examples. The programs can be written using the CTC mode and compare match (OCF) flag. To do so, we load the OCR register with the proper value and initialize the timer to the CTC mode. When the content of TCNT matches with OCR, the OCF flag is set, which causes the compare match interrupt to occur.




Figure 10-5. CTC Mode

Example 10-3

Using Timer0, write a program that toggles pin PORTB.5 every 40 us, while at the same time transferring data from PORTC to PORTD. Assume XTAL = 1 MHz.

Solution:

```
1/1 \text{ MHz} = 1 \text{ us} and 40 \text{ us}/1 \text{ us} = 40.
```

That means we must have OCR0 = 40 - 1 = 39

```
.INCLUDE "M32DEF.INC"
                                       ;location for reset
     ORG 0x0
             JMP
                      MAIN
                                       ; ISR location for TimerO compare match
     ORG 0x14
                                       ; main program for initialization and keeping CPU busy
                      TO OV ISR
     .ORG 0x100
                      R20, HIGH (RAMEND)
     MAIN:
             LDI
R
                      SPH,R20
             OUT
                      R20, LOW (RAMEND)
             LDI
                      SPL,R20
10
                                       ; set up stack
             OUT
```

```
11
                     DDRB,5
                                      ;PB5 as an output
             SBI
12
                     R20, (1<<OCIE0)
             LDI
13
                                      ; enable TimerO compare match interrupt
             OUT
                     TIMSK, R20
14
                                      ; set I (enable interrupts globally)
             SEI
15
                     R20,39
             LDI
                     OCRO,R20
                                      :load TimerO with 39
16
             OUT
17
                     R20,0x09
             LDI
                     TCCR0,R20
                                      ;start TimerO, CTC mode, int clk, no prescaler
18
             OUT
                     R20,0x00
19
             LDI
2.0
                     DDRC,R20
                                      ; make PORTC input
             OUT
21
                     R20, OxFF
             LDI
22
                     DDRD, R20
                                      ; make PORTD output
             OUT
23
     ;----- Infinite loop
24
                                      ; read from PORTC
     HERE:
                     R20, PINC
             IN
25
                                      ; and send it to PORTD
                      PORTD, R20
             OUT
26
                                      ; keeping CPU busy waiting for interrupt
             JMP
                      HERE
        ----- ISR for Timer0 (it is executed every 40 us)
27
28
     TO OV ISR:
29
                     R16, PORTB
             IN
                                      ; read PORTB
                                      ;00100000 for toggling PB5
30
                     R17,0x20
             LDI
31
                     R16,R17
             EOR
                    PORTB, R16
32
                                      ;toggle PB5
             OUT
                     ; return from interrupt
33
             RETI
```

Example 10-4

Using Timer1, write a program that toggles pin PORTB.5 every second, while at the same time transferring data from PORTC to PORTD. Assume XTAL = 8 MHz.

Solution:

```
For prescaler = 1024 we have T_{clock} = (1/8 MHz) × 1024 = 128 \mus and 1s/128 \mus = 7812. That means we must have OCR1A = 7811 = 0x1E83
```

```
.INCLUDE "M32DEF.INC"
                                         ;location for reset
    .ORG 0x0
3
            JMP
                    MAIN
    .ORG OC1Aaddr
                                              ;location for Timer1 compare match
                    T1 OC ISR
    ; ----- main program for initialization and keeping CPU busy
                    R20, HIGH (RAMEND)
    MAIN:
            LDI
                    SPH,R20
            OUT
            LDI
                    R20, LOW (RAMEND)
```

AVR INTERRUPT PROGRAMMING IN ASSEMBLY AND C

```
11
              SBI
                      DDRB,5
                                            ; PB5 as an output
12
                      R20, (1<<OCIE1A)
              LDI
13
                       TIMSK, R20
                                            ; enable Timerl compare match interrupt
              OUT
14
              SEI
                                            ; set I (enable interrupts globally)
15
              LDI
                      R20,0x00
16
              OUT
                      TCCR1A,R20
17
              LDI
                      R20.0xD
18
              OUT
                      TCCR1B,R20
                                            ;prescaler 1:1024, CTC mode
19
                      R20, HIGH (7811)
                                            ; the high byte
              LDI
20
              OUT
                      OCR1AH, R20
                                            ; Temp = OxlE (high byte of 7811)
21
                      R20, LOW (7811)
                                            ; the low byte
              LDT
22
                      OCR1AL, R20
                                            ; OCR1A = 7811
              OUT
23
              LDT
                      R20,0x00
24
                      DDRC,R20
                                            ; make PORTC input
              TUO
25
                      R20, OxFF
              LDI
26
                       DDRD, R20
                                            ; make PORTD output
              TUO
27
              --- Infinite loop
28
                       R20, PINC
                                            ; read from PORTC
     HERE:
              IN
29
              OUT
                       PORTD, R20
                                            ; PORTD = R20
30
                                            ; keeping CPU busy waiting for interrupt
              JMP
                       HERE
31
          ----- ISR for Timerl (It comes here after elapse of 1 second time)
32
     T1 OC ISR:
                      R16, PORTB
33
              IN
34
                      R17,0x20
                                            ;00100000 for toggling PB5
              LDI
35
                      R16,R17
              EOR
36
                      PORTB, R16
                                            ;toggle PB5
              OUT
37
                                            ; return from interrupt
              RETI
```

The number of external hardware interrupt interrupts varies in different AVRs. The ATmega32 has three external hardware interrupts:

- 1. Pin PD2 (PORTD.2), INTO ----- Vector location 0x02
- 2. Pin PD3 (PORTD.3), INT1 ----- Vector location 0x04
- 3. Pin PB2 (PORTB.2), INT2 ----- Vector location 0x06

Upon activation of these pins, the AVR is interrupted in whatever it is doing and jumps to the vector table to perform the interrupt service routine.

The hardware interrupts must be enabled before they can take effect. This is done using the INTx bit located in the GICR register.

For example, the following instructions enable INTO:




Figure 10-6. GICR (General Interrupt Control Register) Register


The INTO is a low-level-triggered interrupt by default, which means, when a low signal is applied to pin PD2 (PORTD.2), the controller will be interrupted and jump to location \$0002 in the vector table to service the ISR.

In this program, the microcontroller is looping continuously in the HERE loop. Whenever the switch on INTO (pin PD2) is activated, the microcontroller gets out of the loop and jumps to vector location \$0002. The ISR for INTO toggles the PC0. If, by the time it executes the RETI instruction, the INTO pin is still low, the microcontroller initiates the interrupt again. Therefore, if we want the ISR to be executed once, the INTO pin must be brought back to high before RETI is executed, or we should make the interrupt edge-triggered.

Example 10-5

RETI

Assume that the INTO pin is connected to a switch that is normally high. Write a program that toggles PORTC.3 whenever the INTO pin goes low.



22

Edge-triggered vs. level-triggered interrupts

There are two types of activation for the external hardware interrupts:

- (1) level triggered, INTO and INT1 can be level or edge triggered.
- (2) edge triggered, INT2 is only edge triggered,

As stated before, upon reset INT0 and INT1 are low-level-triggered interrupts. The bits of the MCUCR register indicate the trigger options of INT0 and INT1.




Figure 10-8. MCUCSR (MCU Control and Status Register) Register





Figure 10-7. MCUCR (MCU Control Register) Register

Example 10-6

Show the instructions to

- (a) make INTO falling edge triggered,
- (b) make INT1 triggered on any change, and
- (c) make INT2 rising edge triggered.

Solution:




37

11/24/2023

Example 10-7

Rewrite Example 10-5, so that whenever INTO goes low, it toggles PORTC.3 only once.



```
.INCLUDE "M32DEF.INC"
               0
      .ORG
                        MAIN
               JMP
      .ORG 0x02
 5
                        EX0 ISR
               JMP
                        R20, HIGH (RAMEND)
     MAIN:
               LDI
                        SPH,R20
               OUT
 8
                        R20, LOW (RAMEND)
               LDI
 9
                        SPL,R20
               OUT
                        R20,0x02
10
               LDI
11
                        MCUCR, R20
               OUT
12
                        DDRC,3
               SBI
13
                        PORTD, 2
               SBI
14
                        R20,1<<INTO
               LDI
15
                        GICR, R20
               OUT
16
               SEI
17
     HERE:
               JMP
                        HERE
18
19
     EX0 ISR:
20
                        R21, PINC
               IN
21
                        R22,0x08
               LDI
22
                        R21,R22
               EOR
23
                        PORTC, R21
               OUT
24
               RETI
```

Sampling the edge-triggered and level-triggered interrupts

Examine Figure 10-9. The edge interrupt (the falling edge, the rising edge, or the change level) is latched by the AVR and is held by the INTFx bits of the GIFR register.

If the interrupt is active (the INTx bit is set and the I-bit in SREG is one), the AVR will jump to the corresponding interrupt vector location and the INTFx flag will be cleared automatically, otherwise the flag remains set. The flag can be cleared by writing a one to it.



Figure 10-9. GIFR (General Interrupt Flag Register) Register

Notice that in edge-triggered interrupts (falling edge, rising edge, and change level interrupts), the pulse must last at least 1 instruction cycle to ensure that the transition is seen by the microcontroller.

When an external interrupt is in level-triggered mode, the interrupt is not latched, meaning that the INTFx flag remains unchanged when an interrupt occurs, and the state of the pin is read directly.

As a result, when an interrupt is in level-triggered mode, the pin must be held low for a minimum time of 5 machine cycles to be recognized.

AVR INTERRUPT PROGRAMMING IN ASSEMBLY AND C 10.4 INTERRUPT PRIORITY IN THE AVR

Interrupt priority

The interrupt with the higher priority is served first. The priority of each interrupt is related to the address of that interrupt in the interrupt vector. The interrupt that has a lower address, has a higher priority.

For example, the address of external interrupt 0 is 0x0002, while the address of external interrupt 2 is 0x0006; thus, external interrupt 0 has a higher priority.

AVR INTERRUPT PROGRAMMING IN ASSEMBLY AND C 10.4 INTERRUPT PRIORITY IN THE AVR

Interrupt inside an interrupt

What happens if the AVR is executing an ISR belonging to an interrupt and another interrupt is activated?

When the AVR begins to execute an ISR, it disables the I bit of the SREG register, causing all the interrupts to be disabled, and no other interrupt occurs while serving the interrupt.

When the RETI instruction is executed, the AVR enables the I bit, causing the other interrupts to be served

AVR INTERRUPT PROGRAMMING IN ASSEMBLY AND C 10.4 INTERRUPT PRIORITY IN THE AVR

Context saving in task switching

In multitasking systems, such as multitasking Real-Time Operating Systems (RTOS), the CPU serves one task (job or process) at a time and then moves to the next one. In simple systems, the tasks can be organized as the interrupt service routine. For example, in Example 10-3, the program does two different tasks:

- 1. copying the contents of PORTC to PORTD,
- 2. toggling PORTB.2 every 5 μ s

While writing a program for a multitasking system, we should manage the resources carefully so that the tasks do not conflict with each other.

For example, consider a system that should perform the following tasks:

- (1) increasing the contents of PORTC continuously, and
- (2) increasing the content of PORTB once every 5 μs .

AVR INTERRUPT PROGRAMMING IN ASSEMBLY AND C 10.4 INTERRUPT PRIORITY IN THE AVR

Read the following program. Does it work?

```
; Program 10-4
      .INCLUDE "M32DEF.INC"
2
      .ORG 0x0
                                                 ;location for reset
               JMP
                       MAIN
      .ORG 0x14
                                                 ;location for TimerO compare match
6
                       TO CM ISR
      ;----- main program for initialization and keeping CPU busy
8
      .ORG 0x100
9
      MAIN:
              LDI
                       R20, HIGH (RAMEND)
                       SPH, R20
10
              OUT
                       R20, LOW (RAMEND)
11
               LDI
              OUT
12
                       SPL,R20
                                                ; set up stack
13
               SBI
                       DDRB, 5
                                                ; PB5 as an output
                      R20, (1<<OCIE0)
14
               LDI
                       TIMSK, R20
                                                ;enable TimerO compare match interrupt
15
               OUT
16
               SEI
                                                ;set I (enable interrupts globally)
                       R20,160
17
               LDI
18
              OUT
                       OCRO, R20
                                                ;load Timer0 with 160
                       R20,0x09
19
               LDI
20
               OUT
                       TCCRO, R20
                                                ;CTC mode, int clk, no prescaler
                       R20, 0xFF
21
               LDI
              OUT
22
                       DDRC, R20
                                                ; make PORTC output
                       DDRD, R20
                                                :make PORTD output
23
               OUT
24
               LDI
                       R20.0
```

AVR INTERRUPT PROGRAMMING IN ASSEMBLY AND C 10.4 INTERRUPT PRIORITY IN THE AVR

```
HERE:
                       PORTC, R20
25
               OUT
                                                 :PORTC = R20
26
               INC
                       HERE
                                                 ; keeping CPU busy waiting for interrupt
               JMP
      ;----- ISR for TimerO
29
      TO CM ISR:
30
                       R20, PIND
31
                       R20
               INC
32
               OUT
                       PORTD, R20
                                                  : PORTD = R20
33
               RETI
                                                  return from interrupt
```

The task do not work properly, since they have resource conflict and they interfere with each other.

R20 is used by both tasks, which causes the program not to work properly.

AVR INTERRUPT PROGRAMMING IN ASSEMBLY AND C 10.4 INTERRUPT PRIORITY IN THE AVR

We can solve such problems in the following two ways:

1. Using different registers for different tasks. If we use different registers in the main program and in the ISR, the program will work properly.

2. Context saving. In big programs we might not have enough registers to use separate registers for different tasks. In these cases, we can save the contents of registers on the stack before execution of each task, and reload the registers at the end of the task. This saving of the CPU contents before switching to a new task is called *context saving (or context switching)*.

AVR INTERRUPT PROGRAMMING In ASSEMBLY AND C 10.4 INTERRUPT PRIORITY IN THE AVR

```
; Program 10-6
 2
      .INCLUDE "M32DEF.INC"
 3
      ORG 0x0
                                                ;location for reset
 4
               JMP
                       MAIN
 5
      .ORG 0x14
                                                ;location for TimerO compare match
 6
                       TO CM ISR
 7
      ;----- main program for initialization and keeping CPU busy
8
      .ORG 0x100
                      R20, HIGH (RAMEND)
 9
      MAIN:
              LDT
10
              OUT
                      SPH, R20
                      R20, LOW (RAMEND)
11
               LDI
12
              OUT
                       SPL,R20
                                                ; set up stack
13
                      DDRB,5
                                                ;PB5 as an output
               SBI
14
              LDI
                      R20, (1<<OCIE0)
15
                       TIMSK, R20
                                                ;enable TimerO compare match interrupt
              OUT
16
               SEI
                                                ;set I (enable interrupts globally)
17
                      R20.160
               LDI
18
              OUT
                      OCRO, R20
                                                ;load Timer0 with 160
                      R20,0x09
19
               LDI
20
              OUT
                      TCCRO, R20
                                                ;CTC mode, int clk, no prescaler
21
               LDI
                      R20, 0xFF
22
              OUT
                      DDRC, R20
                                                ;make PORTC output
23
                      DDRD, R20
                                                ;make PORTD output
              OUT
24
              LDI
                      R20,0
                      PORTC, R20
25
      HERE:
              OUT
                                                ; PORTC = R20
26
              INC
                       R20
                       HERE
                                                :keeping CPU busy waiting for interrupt
               JMP.
```

AVR INTERRUPT PROGRAMMING IN ASSEMBLY AND C 10.4 INTERRUPT PRIORITY IN THE AVR

```
;---- ISR for TimerO
29
      TO CM ISR:
30
                       R20
                                                ;save R20 on stack
31
                       R20, PIND
               IN
                       R20
32
              INC
33
                       PORTD, R20
              OUT
                                                : PORTD = R20
34
               POP
                       R20
                                                 restore value for R20
               RETI
                                                 return from interrupt
```

Notice that using the stack as a place to save the CPU's contents is tedious, time consuming, and slow. So we might want to use the first solution, whenever we have enough registers.

AVR INTERRUPT PROGRAMMING IN ASSEMBLY AND C 10.4 INTERRUPT PRIORITY IN THE AVR

Saving flags of SREG register

The flags of SREG are important especially when there are conditional jumps in our program. We should save the SREG register if the flags are changed in a task.

```
PUSH R20
IN R20, SREG
PUSH R20
PUSH R20
POP R20
OUT SREG, R20
POP R20
RETI
```

Figure 10-10. Saving the SREG Register

AVR INTERRUPT PROGRAMMING IN ASSEMBLY AND C 10.4 INTERRUPT PRIORITY IN THE AVR

Interrupt latency

The time from the moment an interrupt is activated to the moment the CPU starts to execute the task is called the *interrupt latency*. This latency is 4 machine cycle times. During this time the PC register is pushed on the stack and the I bit of the SREG register clears, causing all the interrupts to be disabled.

The duration of an interrupt latency can be affected by the type of instruction that the CPU is executing when the interrupt comes in, since the CPU finishes the execution of the current instruction before it serves the interrupt. It takes slightly longer in cases where the instruction being executed lasts for two (or more) machine cycles (e.g., MUL) compared to the instructions that last for olny one instruction cycle.

In C language there is no instruction to manage the interrupts. So, in WinAVR the following have been added to manage the interrupts:

1. Interrupt include file: We should include the interrupt header file if we want to use interrupts in our program. Use the following instruction:

```
#include <avr\interrupt.h>
```

2. cli () and sei (): In Assembly, the CLI and SEI instructions clear and set the I bit of the SREG register, respectively. In WinAVR, the cli () and sei () macros do the same tasks.

Table 10-3: Interrupt Vector Name for the ATmega32/ATmega16 in WinAVR

Interrupt	Vector Name in WinAVR
External Interrupt request 0	INT0_vect
External Interrupt request 1	INT1_vect
External Interrupt request 2	INT2_vect
Time/Counter2 Compare Match	TIMER2_COMP_vect
Time/Counter2 Overflow	TIMER2_OVF_vect
Time/Counter1 Capture Event	TIMER1_CAPT_vect
Time/Counter1 Compare Match A	TIMER1_COMPA_vect
Time/Counter1 Compare Match B	TIMER1_COMPB_vect
Time/Counter1 Overflow	TIMER1_OVF_vect
Time/Counter0 Compare Match	TIMER0_COMP_vect
Time/Counter0 Overflow	TIMER0_OVF_vect
SPI Transfer complete	SPI_STC_vect
USART, Receive complete	USART0_RX_vect
USART, Data Register Empty	USART0_UDRE_vect
USART, Transmit Complete	USART0_TX_vect
ADC Conversion complete	ADC_vect
EEPROM ready	EE_RDY_vect
Analog Comparator	ANALOG_COMP_vect
Two-wire Serial Interface	TWI_vect
Store Program Memory Ready	SPM_RDY_vect

3. Defining ISR: To write an ISR (interrupt service routine) for an interrupt we use the following structure:

Example 10-8 (C version of program 10-1)

Using Timer0 generate a square wave on pin PORTB.5, while at the time transferring data from PORTC to PORTD.

Solution:

```
#include navr/io.h"
    #include "avr/interrupt.h"
    int main ()
    ∃{
             DDRB |= 0x20;
                                        //DDRB.5 = output
             TCNT0 = -32;
                                        //timer value for 4 us
                                        //Normal mode, int clk, no prescaler
             TCCR0 = 0x01;
             TIMSK = (1 << TOIE0);
                                        //enable TimerO overflow interrupt
            sei();
                                        //enable interrupts
                                        //make PORTC input
10
             DDRC = 0x00;
11
            DDRD = 0xFF;
                                        //make PORTD output
12
                                        //wait here
            while (1)
13
                 PORTD = PINC;
14
15
      ISR (TIMERO OVF vect)
                                //ISR for TimerO overflow
16
    ∃{
17
             TCNT0 = -32;
18
             PORTB ^= 0x20;
                               //toggle PORTB.5
```

Context saving

The C compiler automatically adds instructions to the beginning of the ISRs, which save the contents of all of the general purpose registers and the SREG register on the stack. Some instructions are also added to the end of the ISRs to reload the registers.

Example 10-9 (C version of Program 10-2)

Using Timer0 and Timer1 interrupts, generate square waves on pins PB1 and PB7 respectively, while transferring from PORTC to PORTD.

```
#include navr/io.h"
             #include "avr/interrupt.h"
              int main()
                       DDRB |= 0x82;
                       DDRC = 0 \times 00;
                       DDRD = 0xFF;
                       TCNT0 = -160;
                       TCCR0 = 0x01; //Normal mode, int clk, no prescaler
                       TCNT1H = (-640) >> 8;
       10
      11
                       TCNT1L = (-640);
      12
                       TCCR1A = 0x00;
      13
                       TCCR1B = 0x01;
      14
                       TIMSK = (1 << TOIE 0) | (1 << TOIE 1);
      15
                       sei();
       16
                       while (1)
       17
                           PORTD = PINC;
mashhoun@iust.ac.ir
```

```
ISR (TIMERO OVF vect) //ISR for TimerO overflow
20
21
               TCNT0 = -160;
22
               PORTB ^= 0x02;
23
24
       ISR (TIMER1 OVF vect) //ISR for Timer1 overflow
25
26
               TCNT1H = (-640) >> 8;
27
               TCNT1L = (-640);
28
               PORTB ^= 0x80;
29
```

Note: We can use "**TCNT1** = -640;" in place of the following instructions:

```
TCNT1H = (-640) >> 8;
TCNT1L = (-640);
```

Example 10-10 (C version of program 10-3)

Using Timer0 and Timer1 interrupts, write a program in which:

- (a) PORTA counts up every time Timer1 overflows. It overflows once per second.
- (b) A pulse is fed into Time0 where Timer0 is used as counter and counts up. whenever the counter reaches 200, it will toggle the pin PORTB.6.

```
#include "avr/io.h"
       #include "avr/interrupt.h"
                                        13
                                        14
       int main()
                                        15
                                        16
 5
                DDRA = 0xFF;
 6
                DDRC = 0 \times 00;
                                        18
                DDRD = 0xFF;
                                        19
                DDRB |= 0x40;
                                        20
                PORTB |= 0 \times 01;
10
                TCNT0 = -200;
```

TCCR0 = 0x06;

```
TCNT1H = (-31250)>>8;
TCNT1L = (-31250) & 0xFF;
TCCR1A = 0x00;
TCCR1B = 0x04;
TIMSK = (1<<TOIE0) | (1<<TOIE1);
sei();
while (1)
PORTD = PINC;</pre>
```

Example 10-10 (C version of program 10-3)

```
ISR (TIMERO OVF vect) // ISR for Timer() overflow
22
23
24
                TCNT0 = -200;
25
                PORTB ^= 0x40;
26
27
       ISR (TIMER1 OVF vect)
28
     - {
29
                TCNT1H = (-31250) >> 8;
30
                TCNTIL = (-31250) \& 0 \times FF;
31
                PORTA ++;
32
```

Example 10-11 (C version of program 10-4)

Using Timer1, write a program that toggles pin PORTB.5 every second, while at the same time transferring data from PORTC to PORTD.

Assume XTAL = 8 MHz.

```
#include <mega32.h>
       // Timer 0 output compare interrupt service routine
       interrupt [TIM1 COMPA] void timer1 compa isr(void)
               PORTB ^= 0x20;
       void main (void)
       DDRB |= 0x20;
10
       DDRC=0x00;
11
       DDRD=0xFF;
12
       TCCR1A=0x00;
13
       TCCR1B=0x0C;
14
       OCR1AH=(65535-31250)>>8;
       OCR1AL= (65535-31250) &0xFF;
15
16
       TIMSK= (1<<OCIE1A);
17
       #asm("sei")
18
19
       while (1)
20
21
             PORTD = PINC;
22
23
```

Example 10-12 (C version of program 10-5)

Assume that the INTO pin is connected to a switch that is normally high. write a program that toggles PORTB.3, whenever INTO pin goes low. Use the external interrupt in level-triggered mode.

```
#include "avr/io.h"
      #include "avr/interrupt.h"
      int main()
              DDRC = 1 << 3;
                                       //PC3 as an output
              PORTD = 1 << 2;
                                       //pull-up activated
                                       //enable external interrupt 0
              GICR = (1 << INTO);
                                       //enable interrupts
              sei();
10
              while (1);
                                       //wait here
11
12
      ISR (INTO vect)
                                       //ISR for external interrupt 0
13
14
              PORTC ^= (1<<3);
                                       //toggle PORTC.3
15
```

Example 10-13 (C version of program 10-7)

Rewrite Example 10-12 so that whenever INTO goes low, it toggles PORTC.3 only once.

```
#include "avr/io.h"
      #include "avr/interrupt.h"
      int main()
    □ {
              DDRC = 1 << 3;
                                           //PC3 as an output
              PORTD = 1 << 2;
                                           //pull-up activated
              MCUCR = 0x02:
                                            //make INTO falling edge triggered
                                           //enable external interrupt 0
              GICR = (1 << INTO);
              sei();
                                            //enable interrupts
10
              while (1);
                                            //wait here
11
12
      ISR (INTO vect)
                                            //ISR for external interrupt 0
13
    ■{
14
              PORTC ^= (1<<3);
                                            //toggle PORTC.3
15
      }
16
```