Lab 1: Quartus Prime Tutorial ECE – 380

University of Alabama

PRIYANSHU SETHI GAURAV SHRIVASTAVA

Introduction

The Purpose of the laboratory was to become familiar with Quartus Prime. Students created three different design entries using Schematic capture, VHDL, and Schematic entry at the top level.

Procedure

- a) We went through tutorials about quartus prime to make ourselves familiar with the software before getting into the lab.
- b) We followed the lab #1 instruction manual using debugging techniques as posted by the Professor.
- c) After each successful build we started compilation and showed the demo to the TA

Results

The first two test cases showed similar wavelengths, However the third one revealed a different wavelength.

Image 1:- example schematic.bdf




Image 2:- example_schematic.vwf




Image 3:- example_vhdl.vhd

Image 4:- example vhdl.vwf




Image 5:- vhdlfunctions.vhd

```
DENTITY vhdlfunctions IS

PORT (w1, w2, w3, w4 : IN BIT;

g, h : OUT BIT);

END vhdlfunctions;

ARCHITECTURE LogicFunc OF vhdlfunctions IS

BEGIN

g<= (w1 AND w2) OR (w3 AND w4);

h<= (w1 AND w3) OR (w2 AND w4);

END LogicFunc;
```

Image 6:- example mixed1.bdf




Image 7:- example_mixed1.vwf





Image 8:- vhdlfunctions.bsf



PRIYANSHU SETHI

GAURAN SHRTVASTAVA 12355692

Lab scoring sheet

	Score	TA Comments
Design 1: Schematics	10	Schuta/WF.
Design 2: VHDL	20	WF/ code.
Design 3: Schematics	20	Schlimla/20F
Report (50 pts)		
Lab 1 Total Grade (100 pts)		
Extra 20 pts: Quartus Prime Installation (deadline: Feb 2).	20	les

Wulin Orzani