

Lab 04
ECE 380
The University of Alabama

Priyanshu Sethi
Gaurav Shrivastava

Introduction



The objective of this lab was to practice optimization via Karnaugh maps and implementation via NAND-only and NOR-only gates through different tools, Quartus software, DE1 boards, and breadboards.



Procedure


We followed the laboratory manual to practice building NAND-only and NOR-only gates. First with a VHDL implementation on Quartus Prime Software and then breadboard implementations for the same.

We used Karnaugh Maps to find out their logic functions and then further schematics.

Then we followed the manual to build a flashing light pattern on the altera board.







a	b	c	d	Design I $f(\text{waveform})$	Design II $f(\text{NAND-BB})$	Design III $f(\text{NOR-BB})$
0	0	0	0	0		0
0	0	0	1	1		1
0	0	1	0	1		1
0	0	1	1	1		1
0	1	0	0	0		0
0	1	0	1	0		0
0	1	1	0	1		1
0	1	1	1	1		1
1	0	0	0	0		0
1	0	0	1	1		1
1	0	1	0	1		1
1	0	1	1	1		1
1	1	0	0	0		0
1	1	0	1	0		0
1	1	1	0	1		1
1	1	1	1	1		1

Lab 4 Score Sheet		
Lab Procedures	Score	Lab TA comments/Initials
Design I: 10 pts	10	Checked WF
Design II: 20 pts	20	Checked BB
Design III: 20 pts	20	Checked BB
Design IV: 20 pts	20	Checked BB
Lab Report		
Lab report: 30 pts		
Total Score		

Walter

~~$b + \bar{a} \bar{d} \bar{b}$~~
 $(c) + (\bar{b} d)$
 $c \text{ or } \{b$