



1. Description

1.1. Project

Project Name	RMc_adam_GeneralRobotSystemCode
Board Name	custom
Generated with:	STM32CubeMX 6.3.0
Date	12/24/2021


1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F407/417
MCU name	STM32F407IGHx
MCU Package	UFBGA176
MCU Pin number	201

1.3. Core(s) information

Core(s)	Arm Cortex-M4
---------	---------------

2. Pinout Configuration



UFBGA176 +25 (Top view)

3. Pins Configuration


Pin Number UFBGA176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
A6	PB5	I/O	CAN2_RX	
A7	PG14	I/O	USART6_TX	
A9	PB4	I/O	SPI1_MISO	
A10	PB3	I/O	SPI1_SCK	
B5	PB7	I/O	USART1_RX	
B6	PB6	I/O	CAN2_TX	
B12	PD0	I/O	CAN1_RX	
B13	PC11	I/O	USART3_RX	
B14	PC10	I/O	USART3_TX	
B15	PA12	I/O	USB_OTG_FS_DP	
C1	VBAT	Power		
C2	PI7	I/O	GPIO_EXTI7	IO7
C3	PI6 *	I/O	GPIO_Input	IO6
C5	VDD	Power		
C6	PDR_ON	Reset		
C7	VDD	Power		
C8	VDD	Power		
C9	VDD	Power		
C10	PG9	I/O	USART6_RX	
C12	PD1	I/O	CAN1_TX	
C15	PA11	I/O	USB_OTG_FS_DM	
D5	VSS	Power		
D6	BOOT0	Boot		
D7	VSS	Power		
D8	VSS	Power		
D9	VSS	Power		
E2	PF0	I/O	I2C2_SDA	
E15	PA9	I/O	USART1_TX	
F2	VSS	Power		
F3	VDD	Power		
F6	VSS	Power		
F7	VSS	Power		
F8	VSS	Power		
F9	VSS	Power		
F10	VSS	Power		
F12	VSS	Power		

Pin Number UFBGA176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
F13	VCAP_2	Power		
F14	PC9	I/O	I2C3_SDA	
F15	PA8	I/O	I2C3_SCL	
G1	PH0-OSC_IN	I/O	RCC_OSC_IN	
G2	VSS	Power		
G3	VDD	Power		
G6	VSS	Power		
G7	VSS	Power		
G8	VSS	Power		
G9	VSS	Power		
G10	VSS	Power		
G12	VSS	Power		
G13	VDD	Power		
H1	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
H3	PF1	I/O	I2C2_SCL	
H6	VSS	Power		
H7	VSS	Power		
H8	VSS	Power		
H9	VSS	Power		
H10	VSS	Power		
H12	VSS	Power		
H13	VDD	Power		
H15	PC6	I/O	TIM8_CH1	
J1	NRST	Reset		
J6	VSS	Power		
J7	VSS	Power		
J8	VSS	Power		
J9	VSS	Power		
J10	VSS	Power		
J12	VDD	Power		
J13	VDD	Power		
J15	PG6 *	I/O	GPIO_Output	
K2	PF6	I/O	TIM10_CH1	
K4	VDD	Power		
K6	VSS	Power		
K7	VSS	Power		
K8	VSS	Power		
K9	VSS	Power		
K10	VSS	Power		

Pin Number UFBGA176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
K12	PH12	I/O	TIM5_CH3	
K15	PG3	I/O	GPIO_EXTI3	IST8310_DRDY
L4	BYPASS_REG	Reset		
L12	PH11	I/O	TIM5_CH2	
L13	PH10	I/O	TIM5_CH1	
M1	VSSA	Power		
M8	VSS	Power		
M9	VSS	Power		
M10	VCAP_1	Power		
N1	VREF-	Power		
N4	PA4 *	I/O	GPIO_Output	CS1_ACCEL
N5	PC4	I/O	GPIO_EXTI4	INT1_ACCEL
N8	VDD	Power		
N9	VDD	Power		
N10	VDD	Power		
N11	PE13	I/O	TIM1_CH3	
P1	VREF+	Power		
P5	PC5	I/O	GPIO_EXTI5	INT1_GYRO
P9	PE9	I/O	TIM1_CH1	
P10	PE11	I/O	TIM1_CH2	
P11	PE14	I/O	TIM1_CH4	
P12	PB12 *	I/O	GPIO_Output	IO8
R1	VDDA	Power		
R3	PA7	I/O	SPI1_MOSI	
R5	PB0 *	I/O	GPIO_Output	CS1_GYRO

* The pin is affected with an I/O function

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

Name	Value
Project Name	RMc_adam_GeneralRobotSystemCode
Project Folder	C:\Users\sethome\Desktop\RMc\RMc_Adam_GenralRobotSystem
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F4 V1.26.2
Application Structure	Basic
Generate Under Root	No
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_CAN1_Init	CAN1
5	MX_CAN2_Init	CAN2
6	MX_USART3_UART_Init	USART3
7	MX_USART1_UART_Init	USART1
8	MX_TIM5_Init	TIM5
9	MX_TIM1_Init	TIM1
10	MX_SPI1_Init	SPI1
11	MX_TIM10_Init	TIM10

Rank	Function Name	Peripheral Instance Name
12	MX_I2C3_Init	I2C3
13	MX_TIM14_Init	TIM14
14	MX_USART6_UART_Init	USART6
15	MX_I2C2_Init	I2C2
16	MX_TIM8_Init	TIM8
17	MX_USB_DEVICE_Init	USB_DEVICE
18	MX_CRC_Init	CRC
19	MX_TIM13_Init	TIM13

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F407/417
MCU	STM32F407IGHx
Datasheet	DS8626_Rev8

6.2. Parameter Selection

Temperature	25
Vdd	3.3

6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	FLASH	n/a
CPU Frequency	168 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	46 mA	280 μ A
Duration	0.1 ms	0.9 ms
DMIPS	210.0	0.0
Ta Max	99.08	104.96
Category	In DS Table	In DS Table

6.5. Results

Sequence Time	1 ms	Average Current	4.85 mA
Battery Life	29 days, 4 hours	Average DMIPS	210.0 DMIPS

6.6. Chart



7. Peripherals and Middlewares Configuration

7.1. CAN1

mode: Activated

7.1.1. Parameter Settings:

Bit Timings Parameters:

Prescaler (for Time Quantum)	3 *
Time Quantum	71.42857142857143 *
Time Quanta in Bit Segment 1	10 Times *
Time Quanta in Bit Segment 2	3 Times *
Time for one Bit	999.99 *
Baud Rate	1000000 *
ReSynchronization Jump Width	1 Time

Basic Parameters:

Time Triggered Communication Mode	Disable
Automatic Bus-Off Management	Disable
Automatic Wake-Up Mode	Disable
Automatic Retransmission	Disable
Receive Fifo Locked Mode	Disable
Transmit Fifo Priority	Disable

Advanced Parameters:

Operating Mode	Normal
----------------	--------

7.2. CAN2

mode: Activated

7.2.1. Parameter Settings:

Bit Timings Parameters:

Prescaler (for Time Quantum)	3 *
Time Quantum	71.42857142857143 *
Time Quanta in Bit Segment 1	10 Times *
Time Quanta in Bit Segment 2	3 Times *
Time for one Bit	999.99 *
Baud Rate	1000000 *
ReSynchronization Jump Width	1 Time

Basic Parameters:

Time Triggered Communication Mode	Disable
Automatic Bus-Off Management	Disable
Automatic Wake-Up Mode	Disable
Automatic Retransmission	Disable
Receive Fifo Locked Mode	Disable
Transmit Fifo Priority	Disable

Advanced Parameters:

Operating Mode	Normal
----------------	--------

7.3. CRC

mode: Activated

7.4. I2C2

I2C: I2C

7.4.1. Parameter Settings:

Master Features:

I2C Speed Mode	Fast Mode *
I2C Clock Speed (Hz)	400000
Fast Mode Duty Cycle	Duty cycle Tlow/Thigh = 2

Slave Features:

Clock No Stretch Mode	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0
General Call address detection	Disabled

7.5. I2C3

I2C: I2C

7.5.1. Parameter Settings:

Master Features:

I2C Speed Mode	Fast Mode *
I2C Clock Speed (Hz)	400000
Fast Mode Duty Cycle	Duty cycle Tlow/Thigh = 2

Slave Features:

Clock No Stretch Mode	Disabled
-----------------------	----------

Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0
General Call address detection	Disabled

7.6. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

7.6.1. Parameter Settings:

System Parameters:

VDD voltage (V)	3.3
Instruction Cache	Enabled
Prefetch Buffer	Enabled
Data Cache	Enabled
Flash Latency(WS)	5 WS (6 CPU cycle)

RCC Parameters:

HSI Calibration Value	16
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

Power Parameters:

Power Regulator Voltage Scale	Power Regulator Voltage Scale 1
-------------------------------	---------------------------------

7.7. SPI1

Mode: Full-Duplex Master

7.7.1. Parameter Settings:

Basic Parameters:

Frame Format	Motorola
Data Size	8 Bits
First Bit	MSB First

Clock Parameters:

Prescaler (for Baud Rate)	8 *
Baud Rate	10.5 MBits/s *
Clock Polarity (CPOL)	High *
Clock Phase (CPHA)	2 Edge *

Advanced Parameters:

CRC Calculation	Disabled
-----------------	----------

NSS Signal Type

Software

7.8. SYS

Timebase Source: TIM2

7.9. TIM1

Clock Source : Internal Clock

Channel1: PWM Generation CH1

Channel2: PWM Generation CH2

Channel3: PWM Generation CH3

Channel4: PWM Generation CH4

7.9.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	167 *
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	19999 *
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0
auto-reload preload	Enable *

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State	Disable
BRK Polarity	High

Break And Dead Time management - Output Configuration:

Automatic Output State	Disable
Off State Selection for Run Mode (OSSR)	Disable
Off State Selection for Idle Mode (OSSI)	Disable
Lock Configuration	Off

PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (16 bits value)	2000 *
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

PWM Generation Channel 2:

Mode	PWM mode 1
Pulse (16 bits value)	2000 *
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

PWM Generation Channel 3:

Mode	PWM mode 1
Pulse (16 bits value)	2000 *
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

PWM Generation Channel 4:

Mode	PWM mode 1
Pulse (16 bits value)	2000 *
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

7.10. TIM5

mode: Clock Source

Channel1: PWM Generation CH1

Channel2: PWM Generation CH2

Channel3: PWM Generation CH3

7.10.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value)	65535 *
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (32 bits value)	10000 *
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

PWM Generation Channel 2:

Mode	PWM mode 1
Pulse (32 bits value)	10000 *
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

PWM Generation Channel 3:

Mode	PWM mode 1
Pulse (32 bits value)	10000 *
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

7.11. TIM8

Clock Source : Internal Clock

Channel1: PWM Generation CH1

7.11.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	167 *
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	19999 *
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0
auto-reload preload	Enable *

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State	Disable
BRK Polarity	High

Break And Dead Time management - Output Configuration:

Automatic Output State	Disable
Off State Selection for Run Mode (OSSR)	Disable
Off State Selection for Idle Mode (OSSI)	Disable
Lock Configuration	Off

PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (16 bits value)	2000 *
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

7.12. TIM10

mode: Activated

Channel1: PWM Generation CH1

7.12.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	5000-1 *
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

7.13. TIM13

mode: Activated

7.13.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	840-1 *
Counter Mode	Up

Counter Period (AutoReload Register - 16 bits value) **100-1 ***
Internal Clock Division (CKD) No Division
auto-reload preload **Enable ***

7.14. TIM14

mode: Activated

7.14.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) **840-1 ***
Counter Mode Up
Counter Period (AutoReload Register - 16 bits value) **500-1 ***
Internal Clock Division (CKD) No Division
auto-reload preload **Enable ***

7.15. USART1

Mode: Asynchronous

7.15.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200
Word Length 8 Bits (including Parity)
Parity None
Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit
Over Sampling 16 Samples

7.16. USART3

Mode: Asynchronous

7.16.1. Parameter Settings:

Basic Parameters:

Baud Rate **100000 ***

Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

7.17. USART6

Mode: Asynchronous

7.17.1. Parameter Settings:

Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

7.18. USB_OTG_FS

Mode: Device_Only

7.18.1. Parameter Settings:

Speed	Device Full Speed 12MBit/s
Low power	Disabled
Link Power Management	Disabled
VBUS sensing	Disabled
Signal start of frame	Disabled

7.19. FREERTOS

Interface: CMSIS_V2

7.19.1. Config parameters:

API:

FreeRTOS API	CMSIS v2
--------------	----------

Versions:

FreeRTOS version	10.3.1
CMSIS-RTOS version	2.00

MPU/FPU:

ENABLE_MPU	Disabled
ENABLE_FPU	Enabled *

Kernel settings:

USE_PREEMPTION	Enabled
CPU_CLOCK_HZ	SystemCoreClock
TICK_RATE_HZ	1000
MAX_PRIORITIES	56
MINIMAL_STACK_SIZE	128
MAX_TASK_NAME_LEN	16
USE_16_BIT_TICKS	Disabled
IDLE_SHOULD_YIELD	Enabled
USE_MUTEXES	Enabled
USE_RECURSIVE_MUTEXES	Enabled
USE_COUNTING_SEMAPHORES	Enabled
QUEUE_REGISTRY_SIZE	8
USE_APPLICATION_TASK_TAG	Disabled
ENABLE_BACKWARD_COMPATIBILITY	Enabled
USE_PORT_OPTIMISED_TASK_SELECTION	Disabled
USE_TICKLESS_IDLE	Disabled
USE_TASK_NOTIFICATIONS	Enabled
RECORD_STACK_HIGH_ADDRESS	Disabled

Memory management settings:

Memory Allocation	Dynamic / Static
TOTAL_HEAP_SIZE	15360
Memory Management scheme	heap_4

Hook function related definitions:

USE_IDLE_HOOK	Disabled
USE_TICK_HOOK	Disabled
USE_MALLOC_FAILED_HOOK	Disabled
USE_DAEMON_TASK_STARTUP_HOOK	Disabled
CHECK_FOR_STACK_OVERFLOW	Disabled

Run time and task stats gathering related definitions:

GENERATE_RUN_TIME_STATS	Disabled
USE_TRACE_FACILITY	Enabled
USE_STATS_FORMATTING_FUNCTIONS	Disabled

Co-routine related definitions:

USE_CO_ROUTINES	Disabled
-----------------	----------

MAX_CO_ROUTINE_PRIORITIES 2

Software timer definitions:

USE_TIMERS Enabled
 TIMER_TASK_PRIORITY 2
 TIMER_QUEUE_LENGTH 10
 TIMER_TASK_STACK_DEPTH 256

Interrupt nesting behaviour configuration:

LIBRARY_LOWEST_INTERRUPT_PRIORITY 15
 LIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 5

Added with 10.2.1 support:

MESSAGE_BUFFER_LENGTH_TYPE size_t
 USE_POSIX_ERRNO Disabled

CMSIS-RTOS V2 flags:

USE_OS2_THREAD_SUSPEND_RESUME Enabled
 USE_OS2_THREAD_ENUMERATE Enabled
 USE_OS2_EVENTFLAGS_FROM_ISR Enabled
 USE_OS2_THREAD_FLAGS Enabled
 USE_OS2_TIMER Enabled
 USE_OS2_MUTEX Enabled

7.19.2. Include parameters:

Include definitions:

vTaskPrioritySet Enabled
 uxTaskPriorityGet Enabled
 vTaskDelete Enabled
 vTaskCleanUpResources Disabled
 vTaskSuspend Enabled
 vTaskDelayUntil Enabled
 vTaskDelay Enabled
 xTaskGetSchedulerState Enabled
 xTaskResumeFromISR Enabled
 xQueueGetMutexHolder Enabled
 xSemaphoreGetMutexHolder Disabled
 pcTaskGetTaskName Disabled
 uxTaskGetStackHighWaterMark Enabled
 xTaskGetCurrentTaskHandle Enabled
 eTaskGetState Enabled
 xEventGroupSetBitFromISR Disabled
 xTimerPendFunctionCall Enabled
 xTaskAbortDelay Disabled

xTaskGetHandle	Disabled
uxTaskGetStackHighWaterMark2	Disabled

7.19.3. Advanced settings:

Newlib settings (see parameter description first):

USE_NEWLIB_REENTRANT	Disabled
----------------------	----------

Project settings (see parameter description first):

Use FW pack heap file	Enabled
-----------------------	---------

7.20. USB_DEVICE

Class For FS IP: Communication Device Class (Virtual Port Com)

7.20.1. Parameter Settings:

Basic Parameters:

USBD_MAX_NUM_INTERFACES (Maximum number of supported interfaces)	1
USBD_MAX_NUM_CONFIGURATION (Maximum number of supported configuration)	1
USBD_MAX_STR_DESC_SIZ (Maximum size for the string descriptors)	512
USBD_SELF_POWERED (Enabled self power)	Enabled
USBD_DEBUG_LEVEL (USBD Debug Level)	0: No debug message

Class Parameters:

USB CDC Rx Buffer Size	2048
USB CDC Tx Buffer Size	2048

7.20.2. Device Descriptor:

Device Descriptor:

VID (Vendor Identifier)	1155
LANGID_STRING (Language Identifier)	English(United States)
MANUFACTURER_STRING (Manufacturer Identifier)	STMicroelectronics

Device Descriptor FS:

PID (Product Identifier)	22336
PRODUCT_STRING (Product Identifier)	STM32 Virtual ComPort
CONFIGURATION_STRING (Configuration Identifier)	CDC Config
INTERFACE_STRING (Interface Identifier)	CDC Interface

* User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
CAN1	PD0	CAN1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PD1	CAN1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
CAN2	PB5	CAN2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB6	CAN2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
I2C2	PF0	I2C2_SDA	Alternate Function Open Drain	Pull-up *	Very High *	
	PF1	I2C2_SCL	Alternate Function Open Drain	Pull-up *	Very High *	
I2C3	PC9	I2C3_SDA	Alternate Function Open Drain	Pull-up *	Very High *	
	PA8	I2C3_SCL	Alternate Function Open Drain	Pull-up *	Very High *	
RCC	PH0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1-OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI1	PB4	SPI1_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB3	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA7	SPI1_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
TIM1	PE13	TIM1_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE9	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE11	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE14	TIM1_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM5	PH12	TIM5_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH11	TIM5_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH10	TIM5_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM8	PC6	TIM8_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
TIM10	PF6	TIM10_CH1	Alternate Function Push Pull	Pull-up *	Medium *	
USART1	PB7	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA9	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
USART3	PC11	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PC10	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
USART6	PG14	USART6_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PG9	USART6_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
USB_OTG_FS	PA12	USB_OTG_FS_DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA11	USB_OTG_FS_DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
GPIO	PI7	GPIO_EXTI7	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	IO7
	PI6	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	IO6
	PG6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PG3	GPIO_EXTI3	External Interrupt Mode with Falling edge trigger detection	Pull-up *	n/a	IST8310_DRDY
	PA4	GPIO_Output	Output Push Pull	Pull-up *	Very High *	CS1_ACCEL
	PC4	GPIO_EXTI4	External Interrupt Mode with Rising edge trigger detection	Pull-up *	n/a	INT1_ACCEL
	PC5	GPIO_EXTI5	External Interrupt Mode with Rising edge trigger detection	Pull-up *	n/a	INT1_GYRO
	PB12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	IO8
	PB0	GPIO_Output	Output Push Pull	Pull-up *	Very High *	CS1_GYRO

8.2. DMA configuration

DMA request	Stream	Direction	Priority
USART3_RX	DMA1_Stream1	Peripheral To Memory	Very High *
USART1_RX	DMA2_Stream5	Peripheral To Memory	Medium *
USART1_TX	DMA2_Stream7	Memory To Peripheral	Medium *
SPI1_RX	DMA2_Stream0	Peripheral To Memory	Very High *
SPI1_TX	DMA2_Stream3	Memory To Peripheral	Very High *
USART6_RX	DMA2_Stream2	Peripheral To Memory	High *
USART6_TX	DMA2_Stream6	Memory To Peripheral	High *

USART3_RX: DMA1_Stream1 DMA request Settings:

Mode: **Circular ***
 Use fifo: Disable
 Peripheral Increment: Disable
 Memory Increment: **Enable ***
 Peripheral Data Width: Byte
 Memory Data Width: Byte

USART1_RX: DMA2_Stream5 DMA request Settings:

Mode: Normal
 Use fifo: Disable
 Peripheral Increment: Disable
 Memory Increment: **Enable ***
 Peripheral Data Width: Byte
 Memory Data Width: Byte

USART1_TX: DMA2_Stream7 DMA request Settings:

Mode: Normal
 Use fifo: Disable
 Peripheral Increment: Disable
 Memory Increment: **Enable ***
 Peripheral Data Width: Byte
 Memory Data Width: Byte

SPI1_RX: DMA2_Stream0 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Byte
Memory Data Width: Byte

SPI1_TX: DMA2_Stream3 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Byte
Memory Data Width: Byte

USART6_RX: DMA2_Stream2 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Byte
Memory Data Width: Byte

USART6_TX: DMA2_Stream6 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Byte
Memory Data Width: Byte

8.3. NVIC configuration

8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
DMA1 stream1 global interrupt	true	5	0
CAN1 RX0 interrupts	true	5	0
EXTI line[9:5] interrupts	true	5	0
TIM2 global interrupt	true	0	0
USART1 global interrupt	true	5	0
USART3 global interrupt	true	5	0
TIM8 update interrupt and TIM13 global interrupt	true	5	0
TIM8 trigger and commutation interrupts and TIM14 global interrupt	true	5	0
DMA2 stream0 global interrupt	true	5	0
DMA2 stream2 global interrupt	true	5	0
DMA2 stream3 global interrupt	true	5	0
CAN2 RX0 interrupts	true	5	0
USB On The Go FS global interrupt	true	5	0
DMA2 stream5 global interrupt	true	5	0
DMA2 stream6 global interrupt	true	5	0
DMA2 stream7 global interrupt	true	5	0
USART6 global interrupt	true	5	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
EXTI line3 interrupt	unused		
EXTI line4 interrupt	unused		
CAN1 TX interrupts	unused		
CAN1 RX1 interrupt	unused		
CAN1 SCE interrupt	unused		
TIM1 break interrupt and TIM9 global interrupt	unused		
TIM1 update interrupt and TIM10 global interrupt	unused		

Interrupt Table	Enable	Preenmption Priority	SubPriority
TIM1 trigger and commutation interrupts and TIM11 global interrupt		unused	
TIM1 capture compare interrupt		unused	
I2C2 event interrupt		unused	
I2C2 error interrupt		unused	
SPI1 global interrupt		unused	
TIM8 break interrupt and TIM12 global interrupt		unused	
TIM8 capture compare interrupt		unused	
TIM5 global interrupt		unused	
CAN2 TX interrupts		unused	
CAN2 RX1 interrupt		unused	
CAN2 SCE interrupt		unused	
I2C3 event interrupt		unused	
I2C3 error interrupt		unused	
FPU global interrupt		unused	

8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	false	false
Debug monitor	false	true	false
Pendable request for system service	false	false	false
System tick timer	false	false	true
DMA1 stream1 global interrupt	false	true	true
CAN1 RX0 interrupts	false	true	true
EXTI line[9:5] interrupts	false	true	true
TIM2 global interrupt	false	true	true
USART1 global interrupt	false	true	true
USART3 global interrupt	false	true	true
TIM8 update interrupt and TIM13 global interrupt	false	true	true
TIM8 trigger and commutation interrupts and TIM14 global interrupt	false	true	true
DMA2 stream0 global interrupt	false	true	true
DMA2 stream2 global interrupt	false	true	true
DMA2 stream3 global interrupt	false	true	true

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
CAN2 RX0 interrupts	false	true	true
USB On The Go FS global interrupt	false	true	true
DMA2 stream5 global interrupt	false	true	true
DMA2 stream6 global interrupt	false	true	true
DMA2 stream7 global interrupt	false	true	true
USART6 global interrupt	false	true	true

* User modified value

9. System Views

9.1. Category view

9.1.1. Current

Middleware						
<div><div>FREERTOS ✓</div><div>USB_DEVICE ✓</div></div>						
System Core	Analog	Timers	Connectivity	Multimedia	Security	Computing
<div>DMA ✓</div>		<div>TIM1 ✓</div>	<div>CAN1 ✓</div>			<div>CRC ✓</div>
<div>GPIO ✓</div>		<div>TIM5 ✓</div>	<div>CAN2 ✓</div>			
<div>IVIC ✓</div>		<div>TIM8 ✓</div>	<div>I2C2 ✓</div>			
<div>RCC ✓</div>		<div>TIM10 ✓</div>	<div>I2C3 ✓</div>			
<div>SYS ✓</div>		<div>TIM13 ✓</div>	<div>SPH1 ✓</div>			
		<div>TIM14 ✓</div>	<div>USART1 ✓</div>			
			<div>USART3 ✓</div>			
			<div>USART6 ✓</div>			
			<div>USB_FS ✓</div>			

10. Docs & Resources

Type	Link
Datasheet	http://www.st.com/resource/en/datasheet/DM00037051.pdf
Reference manual	http://www.st.com/resource/en/reference_manual/DM00031020.pdf
Programming manual	http://www.st.com/resource/en/programming_manual/DM00046982.pdf
Errata sheet	http://www.st.com/resource/en/errata_sheet/DM00037591.pdf
Application note	http://www.st.com/resource/en/application_note/CD00167594.pdf
Application note	http://www.st.com/resource/en/application_note/CD00211314.pdf
Application note	http://www.st.com/resource/en/application_note/CD00249778.pdf
Application note	http://www.st.com/resource/en/application_note/CD00259245.pdf
Application note	http://www.st.com/resource/en/application_note/CD00264321.pdf
Application note	http://www.st.com/resource/en/application_note/CD00264342.pdf
Application note	http://www.st.com/resource/en/application_note/CD00264379.pdf
Application note	http://www.st.com/resource/en/application_note/DM00024853.pdf
Application note	http://www.st.com/resource/en/application_note/DM00025071.pdf
Application note	http://www.st.com/resource/en/application_note/DM00040802.pdf
Application note	http://www.st.com/resource/en/application_note/DM00040808.pdf
Application note	http://www.st.com/resource/en/application_note/DM00042534.pdf
Application note	http://www.st.com/resource/en/application_note/DM00046011.pdf
Application note	http://www.st.com/resource/en/application_note/DM00050879.pdf
Application note	http://www.st.com/resource/en/application_note/DM00072315.pdf
Application note	http://www.st.com/resource/en/application_note/DM00073742.pdf
Application note	http://www.st.com/resource/en/application_note/DM00073853.pdf
Application note	http://www.st.com/resource/en/application_note/DM00080497.pdf
Application note	http://www.st.com/resource/en/application_note/DM00081379.pdf
Application note	http://www.st.com/resource/en/application_note/DM00115714.pdf
Application note	http://www.st.com/resource/en/application_note/DM00123028.pdf

Application note http://www.st.com/resource/en/application_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application_note/DM00154959.pdf

Application note http://www.st.com/resource/en/application_note/DM00160482.pdf

Application note http://www.st.com/resource/en/application_note/DM00213525.pdf

Application note http://www.st.com/resource/en/application_note/DM00220769.pdf

Application note http://www.st.com/resource/en/application_note/DM00226326.pdf

Application note http://www.st.com/resource/en/application_note/DM00236305.pdf

Application note http://www.st.com/resource/en/application_note/DM00257177.pdf

Application note http://www.st.com/resource/en/application_note/DM00263732.pdf

Application note http://www.st.com/resource/en/application_note/DM00272912.pdf

Application note http://www.st.com/resource/en/application_note/DM00281138.pdf

Application note http://www.st.com/resource/en/application_note/DM00296349.pdf

Application note http://www.st.com/resource/en/application_note/DM00315319.pdf

Application note http://www.st.com/resource/en/application_note/DM00327191.pdf

Application note http://www.st.com/resource/en/application_note/DM00354244.pdf

Application note http://www.st.com/resource/en/application_note/DM00373474.pdf

Application note http://www.st.com/resource/en/application_note/DM00380469.pdf

Application note http://www.st.com/resource/en/application_note/DM00395696.pdf

Application note http://www.st.com/resource/en/application_note/DM00431633.pdf

Application note http://www.st.com/resource/en/application_note/DM00493651.pdf

Application note http://www.st.com/resource/en/application_note/DM00536349.pdf

Application note http://www.st.com/resource/en/application_note/DM00725181.pdf