
(1.1



Using the first assumption:
AG(EN and RNW => AX(!EN and A(!EN U VALID)))

Using the second assumption:

AG(EN and RNW => AX(!EN and A(!EN W VALID)))

(1.2)

BECAUSE WHEN A REGISTER CHANGE ITS VALUE IT USES SOME POWER TO LOAD THE CAPACITORS INSIDE IT

(1.3)

IN ORDER TO SYNTHETIZE A VALL CIRCUIT WITH THAT SPECIFICATIONS
YOU NEED AT HEAST ONE PROCESS. A PROCESS IS ABIE TO MODE L. A
KOMBINATIONA CIRCUIT, A SERIES OF FUP-FEOR OR A COMBINATIONAL CIRCUIT
FOLLOWED BY A SERIES O REGISTER.

THE SPECIFICATION SPYS THAT THE OUTPUT IS TAKEN CIRECTLY FROM THE RESISTER SO A SECOND PROCESS FOR MODIFY THE STATE IN ORDER TO COMPUTE THE OUTPUT IS NOT NEEDED.

ANOTHER PROCESS (OR A SIMPLE CONCURRENT STATEMENT) IS MEEDED DIVLY
IF THE STATE OF THE REGISTER IS USED TO COMPUTE THE NEXT STATE OR
IF THE CIRCUIT BEHIND THE OUTPUT REGISTERS IS NOT COMPLETELY
COMBINATIONAL (THIS IS NOT SPECIFIED).

SLIDE 93 - VHOL CHAPTER

- WHOL REJOLVED TYPES ARE PRATICULAR SUBTYPE WITH A RESOLUTION FUNCTION ASSOCIATED. WHENEVER TA SIGNAL IS DRIVEN BY TWO OR MORE SIGNAL THE RESOLUTION FUNCTION IS USED TO DETERMINATE THE VALUE TO ASSIGN.
 - · EXAMPLE FROM LIGARRY IEEE. STD_ WIDGIC 1164

SUBTYPE STD-LOGIC IS RESOLVED STD-VLOGIC;


VURESOLVED TYPE USES TO CREATE THE RESOLVED ONE FUNCTION USES TO MAKE THE RESOLVED ONE

FUNCTION RESOLVED (...

MORE DATA SOURCES FOR EXAMPLE WITH A TIME DIVISION POLICY.

COMMON BUS

. . .



TO HIGH INFEDENCE "Z"

THEY HELP YOU TO FIND BUGS IN YOUR DESIGN.

ERROR5

- "S" IS THE OUTPUT OF THE ADDER SO IT SHOULD NOT BE ADDED TO THE SENSITIVITY LIST.

 THE UNDESIDERABLE EFFECT OF THIS ERADR IS THAT WHEN "A" OR "B"

 CHANGES THE PROCESS IS EXECUTED IN DADER TO COMPUTE THE NEW VALUE OF "E" BUT AFTER THAT THE PROESS IS EXECUTED AGAIN.

 WITHOUT ANY CHANGES ON THE OUTPUT.
- "ADD_NOT_SUB" IS AN IMPUT TO THE SYSTEM SO IT SHOULD BE ADDED TO THE SENSITIVITY LIST OTHERWISE THE OUTPUT IS "NOT RECOMPLIED WHEN IT CHANCES.

A F-F is created to store the value of S when the ADD-NOT-SUB signal changes

- · THE SUM CAN GENERATE OVERFIOW AND THIS THING IS NOT .
 WELL MANAGED.
- ONLY 2 CASES OF THE SIGNAL "ABD-NOT-SUB" ARE DEFINED

 (2 COSES DUT OF 9) SO THE SYNTHETIZER WILL ADD A LATECH TO

 STURE "S" IN DUDER TO PROVIDE IT AS OUTPUT IN CASE

 OF NOT MAKAGED VALUE OF "ABD-NOT-SUB"

FINED CODE

```
SIGNAL ADD NOT SUB : STD - ULOGIC.
SIETAL A,B
               : 516rED (31 DOWTS 0);
SIGNAL 5
                     " SIGHED (32 DOWTO 0);
PROCESS (A,B)
VARIABLE VAR-A, VAR-B : SIGNED (32 DOWN O);
BEGIN
   VAC. A := A(31) & A; -- SIGN EXTENSION ON 33 BIT
   VAR . B := B (31) & B ;
   IF ADD NOT SUB = 111 THEN
      S <= VAR - A + VAR - B;
   ELSIF ADD - NOT BUB = 10' THEN
      S <= VAR_A - VAR_B;
   ELSE *
        5 <= (OTHERS => '0');
END PROCESS;
```

- (2.1)
 - ASSUM PTION : NUMBERS IN MEMORY ARE INTERPRETATED

 AS SIGNED 2'S COMPLEMENT, ADDRESS AS

 UNSIGNED
 - * INSTRUCTION 1: BLOCK THE EXECUTION ON THIS FIRST
 WITRUCTION UNTIL THE VALUE AT THE ADDRESS

 OX FEFFFFFE IS LESS THAN EERD.
 - * INSTRUCTION 2: IF THE VALUE AT ADDRESS DX 21 FA TAAS IS

 LESS THAN ZEAD JUMPS TO THE INSTRUCTION

 AT ADDRESS DXABZEE 500
 - NETRUCTION 3 : I DO NOT RECOGNIZE BRY PRATICULAR PATTERN,

 OPLY THE NORMAL INSTRUCTION

 NEM [OXE \$022 DCF] = MEM [OXE \$022 DCF] MEM [OXEFC \$1 ADD]

 IF (MEM [OXE \$022 DCF] <= 0) GO TO 0X D.9 70.38 OB
 - * INSTRUCTION 4: SAME AS BEFORE OUT WITH DIFFERENT ADDRESSES

 A= DX 7 B 7/5 D 1 B B= 0x C 9 DDE & E & C= DX 5/, D 725 38


 $\hat{p} \subset v$

ADDRESS TRACE OF DATA


	Y 2772 11277/967		ADDRESS	VALUE
0 X 00000000 8 0 X 000000000 8	Z 2 0x000000000	Z:= 0;	×	INTEFER_1
0 x 000 000 01 0 0 x 000 00 01 4	X 0000000 C TEMP X 00000010 TEMP (00000014 0 00000018	TEMP : = 0;	Z	NOT IN121921261
0 × 0 0 0 0 0 0 0 1 8 0 × 0 0 0 0 0 0 0 1 C 0 × 0 0 0 0 0 0 0 2 0	X TEMP 0 X 000 00 0 2 4	TEMP := FEMP-X	1 Eurla	NOT INISIATIZED
0 × 0 0 0 0 0 0 0 2 4 0 × 0 0 0 0 0 0 0 2 & 0 × 0 0 0 0 0 0 2 C	TEMP 0x 00000030	TEMP := TEMP -Y		
0x 000000 3 9 0x 000000 3 4 0x 000000 3 &	TEMP Z 0 × 0000003¢	Z: = Z - TEMP		

(2.3)

DATA PATH DESIGN BLOCK







```
LIBRARY IEEE,
USE IEEE . STD _ LOGIC _ 4164 . ALL;
ENTITY SUBLEQ-CPU IS
   PORT (
       SMUTN / CLK
                                  IN STD_ VLOGIC :
       EN, RNW
                                  : DUT STB - VLOGIC:
       ADDR , DOUT
                                  : OUT _STD_ ULDGIC_VECTOR (31 DOWID 0);
       DIN
                                   : IN STB_ULOGIC_VECTOR (31 DOWIS 0)
 END SUBLEQ CPU;
ARCHITECTURE ARC OF SUBLER-CPU 15
     SIGNAL LOAD_R, LOAD_C, LOAD_B, LOAD_A, SEZ_FC, LOAD_FC, SEZ_ADDR :STD_VLOGIC;
     SIGNAL AIBIC, R, R. SUB
                                             $ 516 NED (31 DONTO 0);
     SIGNAL PC, PC_MUX
                                                 : UNSIGNED (34 DONTO D);
     TYPE STATE-TYPE IS (RESET, ROAD-A, ROAD-B, ROAD-C, UPDATE-PC);
     SIGNAL STATE : STATE -TYPE ;
   BEGIN
        = - SUBTRACTOR
        R_50B <= B-A; -
        -- MULLIPLEXEN OF PROGRAM POUTER
        PC_MUX <= PC +4 WHEN SEL_PC = '0' ELSE
                               WHEN SEL-PC = 1
                     C
                                                    ELSE
                   (OTHERS => '0') }
        - - MULTIPLEXER OF ADDRESS
        ADDE <= 60 MIEN TET-UDGE P, ETTE B MIEN TET-UDGE = 1, ETTE (OTHER? = 5,0,).
        REGISTERS : PROCESS (CLK)
           BEGIN
             IF RISING - EDGE (CCH) THEN
                IF SRSTN = 'O' THEN
                  PC <= (otne &s => 'o');
                ELSIE LOAD - PC = '4' THEN
                   PC <= PC_MUX ;
                END IF;
                IF LOAD - E = 1 THEN
               END IF, DIN ;
              · IF LOAD - B = 1 THEN
                   5 <= DIN;
               END AF;
```

IF LOND-A ='A' THEN

A <= DIN;

END IF;

IF LOND-R ='4' THEN R < = DINEND IF;

END PROCESS REGISTERS;

STATE - UPDATE: PROCESS (CCK)

BEGIN

IF RISING LEDGE (CLW) THEN

IF SRSTN = 'O' THEN

STATE <= RESET;

ELSE

CASE (STATE) IS

WHEN RESET =>

STATE <= READ_A;

WHEN READ_A =>

STATE <= READ-B;

WHEN READ_B =>

STATE <= READ-C;

WHEN READ C =>

STATE <= UPDATE_PC;

WHEN OTHERS =>

STATE <= RESET;

END CASE;

END IF,

FACTOR STOTE CONS

```
OUTPUT - EVALUATION : PROCESS (STATE)
```

```
BEGIN
```

END

```
- - DEFAULT VALUES
    SEL - NDDR <= '0';
LOAD - R < = '0';
     LOAD - C <= '0'.
     LOAD _ B <= '0' .
     LOAD _ A <= '0':
     SEL - PE <= 10';
     LOAD - PC <= '0':
     EN <= '0';
     RNW <= 11;
     CASE (STATE) 15
      WHEN RESET =>
            EN <= 11;
            LOAD _A <= '1';
            LOAD _ PC <= 11:
       WHEN REND A =>
          EN <= 11
            LOAD_B <= 111;
           LOAD - PC <= 111;
        WHEN READ B =>
           EN <= 171
           LOAD - C <= 11;
           1000 - R < = '1';
        MHEN KEND -C =>
            JEL - ADDR <= '1';
            RNW <= '0';
            EN <= '1';
            IF R <= TO-SIGNED (0, 32) THEN
                SEL-PE <= 11;
            END IF :
           · LOND - PC <= 11;
       WHEN UPDATE PC =>
           EN <= '1' ,
          10AD -PC <='1';
 END PROCESS! OUTPUT - EVALUATION;
ARCHITECTURE ARC;
```



IN ORDER TO INCREASE THE PERFORMANCE OF THIS IMPLEMENTATION

IS POSSIBLE TO INCREASE THE PARALLELISM OF THE RAN 'IN ORDER

TO READ THE THREE ARGUMENT AT THE SAME TIME.