

This module first calls the module `mips_register` to read datas from register. (clk is zero until Result is calculated. Then clk will be 1 and Result will be writed to `write_reg`.) It calls `control_unit` to calculate signals according to function code. Then it selects `readData1` and `ReadData 2` according to the signal `shamt`. (Before `ReadData2`'s selection, `shamt` value will be extend as 32 bits.) After `ReadData`'s selection, the module `alu32` will be called. And the result of the `alu32` will be kept. Then `sltu_exten` function will be called to calculate `sltu`. Its result will be also kept. After the `alu`'s result and `sltu` result calculation, Result will be selected according to the signal `sltu`.

The module **mips_registers** and its description:

```

1 module mips_registers
2   ( read_data_1, read_data_2, write_data, read_reg_1, read_reg_2, write_reg, signal_reg_write, clk );
3
4   output [31:0] read_data_1, read_data_2;
5   input [31:0] write_data;
6   input [4:0] read_reg_1, read_reg_2, write_reg;
7   input signal_reg_write, clk;
8
9   reg [31:0] registers [31:0];
10
11   //Data from registers are read.
12   assign read_data_1 = registers[read_reg_1];
13   assign read_data_2 = registers[read_reg_2];
14
15   //write_data is written to the write_reg, when clk and signal_reg_write are 1 and the write register is not $zero.
16   always @( posedge clk )
17   if ( signal_reg_write && (write_reg != 5'b0))begin
18     registers[write_reg] <= write_data;
19   end
20   //end
21
22 endmodule

```

This modul always read datas from registers.

If clk and signal_reg_write are 1 and write_reg is not \$zero,this module will write the write_data to the write_reg. Otherwise write operation will not occur.

(clk is zero until Result is calculated. Then clk will be 1 and Result will be writed to write_reg.)

The schematic design of the **control_unit**:

Function	Function Code	ALUcode
1) add	10 0000 (20)hex	0 1 0
2) addu	10 0001 (21)hex	0 1 0
3) nor	10 0111 (27)hex	1 1 1
4) or	10 0101 (25)hex	0 0 1
5) sltu	10 1011 (26)hex	1 0 0
6) sll	00 0000 (00)hex	1 1 0
7) srl	00 0010 (02)hex	1 0 1
8) sub	10 0010 (22)hex	1 0 0
9) subu	10 0011 (23)hex	1 0 0
10) and	10 0100 (24)hex	0 0 0

$$ALUcode[2] = \overline{f5} + f1$$

$$ALUcode[1] = \overline{f1} \cdot \overline{f2} + f1 \cdot f2$$

$$ALUcode[0] = f0 \cdot f2 + \overline{f5} \cdot f1$$

$$shamt = \overline{f5}$$


$$sltu = f3$$

Regwrite is always zero for these instructions so;

$$Regwrite = \overline{f4}$$

Selectbit-sr is always zero for this assignment so;

$$selectbit-sr = f4$$



The module **control_unit** and its description:

```

1 module control_unit(select_bits_ALU,regWrite,selectbit_shamt,selectbit_sr,selectbit_sltu, functi
2
3 input [5:0] function_code;
4 output [2:0] select_bits_ALU;
5 output regWrite,selectbit_shamt,selectbit_sr,selectbit_sltu;
6
7 wire [6:0]temp;
8
9 //select_bits_ALU
10 //select_bits_ALU[2]=~f5+f1
11 not n1(temp[0],function_code[5]);//~f5
12 or o1(select_bits_ALU[2],temp[0],function_code[1]);
13 //select_bits_ALU[1]=~f2+~f1+f1.f2
14 not n2(temp[1],function_code[1]);//~f1
15 not n3(temp[2],function_code[2]);//~f2
16 and a2(temp[3],temp[1],temp[2]);//~f2.*f1
17
18 and aa2(temp[4],function_code[1],function_code[2]);//f1.f2
19
20 or o2(select_bits_ALU[1],temp[3],temp[4]);//~f2.*f1+f1.f2
21
22 //select_bits_ALU[0]=f0.f2+~f5.f1
23 and a3(temp[5],function_code[0],function_code[2]);//f0.f2
24 and a4(temp[6],temp[0],function_code[1]);//~f5.f1
25
26 or o3(select_bits_ALU[0],temp[5],temp[6]);//f0.f2+~f5.f1
27
28 //selectbit_sr
29 //selectbit_sr is always 0
30 buf b1(selectbit_sr,function_code[4]);
31 //selectbit_shamt
32 //when function is sll or srl selectbit_shamt will be 1, otherwise 0.
33 not n4(selectbit_shamt,function_code[5]);
34 //regWrite
35 //regWrite is always 1 for R-type instructions.
36 not n5(regWrite,function_code[4]);
37 //selectbit_sltu
38 //when function is sltu selectbit_sltu will be 1, otherwise 0.
39 //selectbit_sltu = f3
40 and a5(selectbit_sltu,function_code[3]);
41 endmodule

```

This module calculates control signals according to its schematic design.(The schematic design is above.)

The schematic design of the **shamt_extend**, the shamt_extend module and its description:


```

1 module shamt_extend(output[31:0] shamt_ext,input [4:0] shamt);
2
3 //set the first 5 bits with the shamt
4 //Then extends it with a random bit
5 buf b0(shamt_ext[0],shamt[0]);
6 buf b1(shamt_ext[1],shamt[1]);
7 buf b2(shamt_ext[2],shamt[2]);
8 buf b3(shamt_ext[3],shamt[3]);
9 buf b4(shamt_ext[4],shamt[4]);
10
11 //random bit, shamt[0].
12 buf b5(shamt_ext[5],shamt[0]);
13 buf b6(shamt_ext[6],shamt[0]);
14 buf b7(shamt_ext[7],shamt[0]);
15 buf b8(shamt_ext[8],shamt[0]);
16 buf b9(shamt_ext[9],shamt[0]);
17 buf b10(shamt_ext[10],shamt[0]);
18 buf b11(shamt_ext[11],shamt[0]);
19 buf b12(shamt_ext[12],shamt[0]);
20 buf b13(shamt_ext[13],shamt[0]);
21 buf b14(shamt_ext[14],shamt[0]);

```

This module takes the 5 bits shamt and extends it with a random bit as 32 bits.

Shamt_extend




PS: Schematics design of the alu32 module is in the previous homework's report. I just added one 2:1 mux for shift right operations.

The schematic design of the **sltu_extend**, the sltu_extend module and its description:

```
1 module sltu_extend(output [31:0] Result,input mb,input ALUCTR);
2 //AluCTR is equal to 0 when function is sltu.
3
4 //Takes the most significant bit and extend it with zero.
5 buf b0(Result[0],mb);//Result[1]=mb
6 buf b1(Result[1],ALUCTR);//Result[1]=0
7 buf b2(Result[2],ALUCTR);//Result[2]=0 .....
8 buf b3(Result[3],ALUCTR);
9 buf b4(Result[4],ALUCTR);
10 buf b5(Result[5],ALUCTR);
11 buf b6(Result[6],ALUCTR);
12 buf b7(Result[7],ALUCTR);
13 buf b8(Result[8],ALUCTR);
14 buf b9(Result[9],ALUCTR);
15 buf b10(Result[10],ALUCTR);
16 buf b11(Result[11],ALUCTR);
```

This module takes a bit (most significant bit) and extends it with zero bit as 32 bits.

sltu - extend



TESTBENCH

```
workspace/mips32_testbench.v
20 begin
21   #15 clk2=~clk2;
22 end
23
24
25 initial begin
26   clk=0;
27   clk2=0;
28   $readmemb("test_input.tv",testVectors);
29   $readmemb("registers.mem",i0.mr1.registers);
30   instr =32'd0;
31   index=0;
32 end
33 always @(posedge clk2)
34 begin
35   instr<=testVectors[index];
36 end
37
38 always @(posedge clk2)
39 begin
40   if(index!=0 && index!=8'd11)begin
41     $display("opcode = %b, rs = %b, rt = %b, rd = %b,
42     instr[20:16],instr[15:11],instr[10:6],instr[5:0],index);
43     $display("result = %b", R);
44     $display("$rs = %b\n$rt = %b",i0.readData1,
45     end
46     index <= index + 1;
47     if (index==8'd11)
48     begin
49       $writememb("reg_chng.mem",i0.mr1.registers);
50       $display("%d tests completed.",index-1);
51       $finish;
52     end
53   end
54 end
```

The file "test_inpu.tv" holds 10 instructions. (See the red arrow).

If you want to test your instructions you can change the file name into the specific line which is shown with the red arrow or you can change the content of the file "test_inpu.tv". (PS: your number of instruction should be 10 for this test bench.)


If you want to change the content of registers you can change the file "register.mem" with your file or you can change the content of the file "register.mem". (See the green arrow).

After instructions are called, contents of some registers will be changed and these changes will be written to the file "reg_chng.mem".

Test Result:

```
VSIM 6> step -current
# opcode = 000000, rs = 10000, rt = 10001, rd = 10001, shamt = 00000, funct = 100000 ,index== 1
# result = 00000000000000000000000000000000100001
# $rs = 0000000000000000000000000000000010000
# $rt = 0000000000000000000000000000000010001
# opcode = 000000, rs = 10100, rt = 10101, rd = 10011, shamt = 00000, funct = 100001 ,index== 2
# result = 00000000000000000000000000000000101001
# $rs = 0000000000000000000000000000000010100
# $rt = 0000000000000000000000000000000010101
# opcode = 000000, rs = 01001, rt = 01010, rd = 01101, shamt = 00000, funct = 100111 ,index== 3
# result = 111111111111111111110000000001111
# $rs = 000000000000000000000000000001110000
# $rt = 000000000000000000000000011100000000
# opcode = 000000, rs = 01000, rt = 01001, rd = 01010, shamt = 00000, funct = 100101 ,index== 4
# result = 000000000000000000000000011111111
# $rs = 0000000000000000000000000000000001111
# $rt = 00000000000000000000000001110000
# opcode = 000000, rs = 10110, rt = 10111, rd = 01111, shamt = 00000, funct = 101011 ,index== 5
# result = 0000000000000000000000000000000001
# $rs = 00000000000000000000000000000000010110
# $rt = 00000000000000000000000000000000010111
# opcode = 000000, rs = 00000, rt = 10100, rd = 10000, shamt = 00010, funct = 000000 ,index== 6
# result = 000000000000000000000000000001010000
# $rs = 00000000000000000000000000000000010100
# $rt = 0000000000000000000000000000000000010
# opcode = 000000, rs = 00000, rt = 10000, rd = 10000, shamt = 00011, funct = 000010 ,index== 7
# result = 0000000000000000000000000000000001010
# $rs = 0000000000000000000000000000000001010000
# $rt = 1111111111111111111111111111100011
# opcode = 000000, rs = 10000, rt = 10001, rd = 11000, shamt = 00000, funct = 100010 ,index== 8
# result = 1111111111111111111111111101001
# $rs = 0000000000000000000000000000000001010
# $rt = 0000000000000000000000000000010000
# opcode = 000000, rs = 10110, rt = 01000, rd = 11001, shamt = 00000, funct = 100011 ,index== 9
# result = 000000000000000000000000000000000111
# $rs = 00000000000000000000000000000000010110
# $rt = 0000000000000000000000000000000001111
# opcode = 000000, rs = 10101, rt = 01110, rd = 01000, shamt = 00000, funct = 100100 ,index== 10
# result = 000000000000000000000000000000000100
# $rs = 0000000000000000000000000000010101
# $rt = 00000000000000000000000000000001100
# 10 tests completed.
# ** Note: $finish      C:/Users/sevri/Desktop/151044076/workspace/mips32_testbench.v(52)
```

reg_chng.mem



```
simulation/modelsim/reg_chng.mem
1 // memory data file (do not edit the following line - required for mem load use)
2 // instance=/mips32_testbench/i0/mr1/registers
3 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4 0000000000000000000000000000000000000000
5 0000000000000000000000000000000000000001
6 0000000000000000000000000000000000000010
7 00000000000000000000000000000000000000011
8 000000000000000000000000000000000000000100
9 000000000000000000000000000000000000000101
10 000000000000000000000000000000000000000110
11 000000000000000000000000000000000000000111
12 000000000000000000000000000000000000000100 10.
13 00000000000000000000000000000000011110000
14 00000000000000000000000000000000011111111 4.
15 00000000000000000000010000000000000000
16 0000000000000000000000000000000001000000
17 11111111111111111111110000000001111 3.
18 000000000000000000000000000000000001100
19 0000000000000000000000000000000000000001 5.
20 00000000000000000000000000000000000001010 7.
21 000000000000000000000000000000000100001 1.
22 0000000000000000000000000000000000010010
23 000000000000000000000000000000000101001 2.
24 0000000000000000000000000000000000010100
25 0000000000000000000000000000000000010101
26 0000000000000000000000000000000000010110
27 0000000000000000000000000000000000010111
28 111111111111111111111111111101001 8.
29 0000000000000000000000000000000000000111 9.
30 0000000000000000000000000000000000011010
31 0000000000000000000000000000000000011011
32 0000000000000000000000000000000000011100
33 0000000000000000000000000000000000011101
34 0000000000000000000000000000000000011110
35 0000000000000000000000000000000000011111
```

PS: The destination register of the 6. instruction and the 7. instruction is the same, So This register holds the result of the 7. instruction because the 7. instruction executes after the 6. instruction.