
CSE 331 Computer Organization Project 3 – R-type Single cycle MIPS with Structural Verilog

SEVGİ BAYANSALDUZ – 151044076

Firstly, I design the mips processor on the paper, the schematic design of the mips is the below.




The module mips32 and its description:

```
workspace/mips32.v*
                                                                                                                                          This module first calls the
 module mips32(Instruction.clk, Result);
      input [31:0] Instruction;
      input clk;
      output [31:0] Result;
      //these wires is used for reading content from the register file
      wire [31:0] read_data1[0:1];
      wire [31:0] read data2[0:1];
      //write data holds the function's result
      //readDatal and readData2 holds the datas for alu32.
      //s_extend holds the shamt as 32 bits.
      //aluRes holds the result of alu32
      //sltuRes holds the result of sltu
13
      wire [31:0] write_data,readData1,readData2,s_extend,aluRes,sltuRes;
14
15
      //AluCtr holds the alu function's code.
      wire [2:0]AluCtr;
      wire signal_reg_write,slct_shamt,slct_sr,slct_sltu,Zero,C,V;
      //read_datal/2 is seted.
20
      mips_registers mrl(read_datal[0], read_data2[0], Result, Instruction[25:21], Instruction[20:16], Instruction[15:11], signal_reg_write, clk); extend as 32 bits.)
21
      //control signals are set up
      control_unit c_ul(AluCtr,signal_reg_write,slct_shamt,slct_sr,slct_sltu,Instruction[5:0]);
24
      /////// datas for alu32 are seted
      //if slct_shamt is l,the contents of the Rt will be selected as readDatal.Otherwise the contents of the Rs will be selected.
26
      mux_2_1_32bit mux(readDatal,read_datal[0],read_data2[0],slct_shamt);
      //shamt is extended
28
      shamt_extend s_ex(s_extend,Instruction[10:6]);
29
      //if slct_shamt is 1,s_extend will be selected as readData2.Otherwise the contents of the Rt will be selected.
      mux_2_1_32bit mux1(readData2,read_data2[0],s_extend,slct_shamt);
31
      /////////alu32
      //aluRes holds the result of the alu.
33
      alu32 alu(aluRes,C,V,Zero,readData1,readData2,AluCtr,slct_sr);
34
      ///////sltu
35
      sltu extend slt mips(sltuRes.aluRes[31].AluCtr[0]);
36
      ///////select the write data and result
      //if slct_sltu is 1,Result will be selected as sltuRes.Otherwise alures will be selected.
      mux_2_1_32bit mux2(Result, aluRes, sltuRes, slct_sltu);
39
```

module mips_register to read datas from register. (clk is zero until Result is calculated. Then clk will be 1 and Result will be writed to write reg.) It calls control unit to calculate signals according to function code. Then it selects readData1 and ReadData 2 according to the signal shamt. (Before ReadData2's selection, shamt value will be After ReadData's selection, the module alu32 will be called.And the result of the alu32 will be kept. Then sltu exten function will be called to calculate sltu. Its result will be also kept. After the alu's result and sltu result calculation, Result will be selected according to the signal sltu.

The module mips_registers and its description:



This modul always read datas from registers.

If clk and signal_reg_write are 1 and write_reg is not \$zero,this module will write the write_data to the write_reg. Otherwise write operation will not occur.

(clk is zero until Result is calculated. Then clk will be 1 and Result will be writed to write_reg.)

The schematic design of the control_unit:


. Funct	(0)	Function Code	ALUCOde	1	į.		
11 add		10 0000 (20)	010	7	•	_	
2) add	5.70	10 0001 (21 hex		1.			
4) Or		10 0101 (25)he	001				
6) SItu		10 1011 00) HE					
		00 0010 (00) hex					
8) Sub		10 0010 (35) He	1 100				
9) sub)	70 00TT - (53)14					
so) and	ļ	10 0100 (34)m	000	_			
		- 01				501 7	
AL	Ucode[2] = F	5++1		t		ocatal2)	
رياد	r17 -	FIFO + f1.f2	\ 1	1	ALUCONETI	ALUCade	
AW code [1] = f].f2 + f1.f2					t3-120-1-1)	NCOC
ALUCOde [0] = f0.f2 + f5.f1					£, D	ALUXON	
ALucode Lus 1 - 1					F0-D	-Dalucares	
				Function cate	62 65-00-D		
$shamt = \overline{f5}$				- 1	+7-		
					1 10		snamt
					te-p		SITU
s1+0 = f3					£3—		Regurite
	5110	- 10			fu-Do		
= 2180	1 2/15	gers for these ins	tructions so;		1		selectbit-
Requirite is always sero for these instructions so; Regulite = f4					fu-D		1
	head				_1		
	U		this assign	nment so;			
Velectbit-sr is always sero for this assignment so;							
ye							
	Cole	ect $bit_sr = f4$					
	50.						

The module control_unit and its description:

```
workspace/mips32_testbench.v
                                                                             workspace/control unit.v
                                                                                                                ×
爾 | 路 🐫 🗗 | 準 年 | 0 0 0 10 0 0 0 10 10 🔼 | ❷ | 畿 💅 | ⇒ 🗏 🗏 📳
          module control_unit(select_bits_ALU,regWrite,selectbit_shamt,selectbit_sr,selectbit_sltu, functi
         input [5:0] function_code;
output [2:0] select_bits_ALU;
         output regWrite,selectbit_shamt,selectbit_sr,selectbit_sltu;
         wire [6:0]temp:
         //////////////select bits ALU
          //select_bits_ALU[2]=~f5+f1
         not nl(temp[0], function_code[5]);//~f5
or ol(select_bits_ALU[2], temp[0], function_code[1]);
//select_bits_ALU[1]=~f2.~f1+f1.f2
  11
  12
13
  14
15
         not n2(temp[1],function_code[1]);//~f1
         not n3(temp[2], function code[2]);//~f2
  16
17
         and a2(temp[3], temp[1], temp[2]);//~f2.~f1
  18
         and aa2(temp[4], function code[1], function code[2]);//f1.f2
  20
21
         or o2(select_bits_ALU[1],temp[3],temp[4]);//~f2.~f1+f1.f2
         //select bits ALU[0]=f0.f2+~f5.f1
  22
             a3(temp[5],function_code[0],function_code[2]);//f0.f2
  23
  24
         and a4(temp[6],temp[0],function_code[1]);//~f5.f1
  25
26
         or o3(select bits ALU[0].temp[5].temp[6]);//f0.f2+~f5.f1
  27
28
         ////////////////////selectbit sr
  29
30
             electbit_sr is always 0
         buf bl(selectbit_sr,function_code[4]);
         /////////////////////selectbit_shamt
//// when function is sll or srl selectbit_shamt will be 1, otherwise 0.
  31
  33
         not n4(selectbit_shamt,function_code[5]);
         //regWrite is always l for R-type instructions.
  35
         not n5(regWrite, function_code[4]);
  37
         ////////////////////////////selectbit sltu
          ///when function is sltu selectbit_sltu will be 1, otherwise 0.
//selectbit_sltu = f3
  39
          and a5(selectbit_sltu,function_code[3]);
         endmodule
```

This module calculates control signals according to its schematic design. (The schematic design is above.)

The schematic design of the shamt extend, the shamt extend module and its descripstion:




PS: Schematics design of the alu32 module is in the previous homework's report. I just added one 2:1 mux for shift right operations.

The schematic design of the sltu extend, the sltu_extend module and its descripstion:

```
module sltu_extend(output [31:0] Result,input mb,input ALUCTR);
 2
       //AluCTR is equal to 0 when function is sltu.
 3
       //Takes the most significant bit and extend it with zero.
 4
      buf b0(Result[0],mb);//Result[1]=mb
 5
      buf bl(Result[1],ALUCTR);//Result[1]=0
 6
      buf b2(Result[2], ALUCTR);//Result[2]=0 .....
 8
      buf b3(Result[3], ALUCTR);
 9
      buf b4(Result[4],ALUCTR);
10
      buf b5(Result[5], ALUCTR);
11
      buf b6(Result[6],ALUCTR);
12
      buf b7(Result[7],ALUCTR);
13
      buf b8(Result[8],ALUCTR);
      buf b9(Result[9],ALUCTR);
14
15
      buf bl0(Result[10].ALUCTR);
16
      buf bll(Result[11],ALUCTR);
   SItu - extend
      mb
                         mb -
    acures (34)
                          AWC+r-D-Result[1]
                          ALUCTY-DARSUIT[2]
    QUUCHO
                                               Result
                         ALUCTI -D-Result [3]
```

This module takes a bit (most significant bit) and extends it with zero bit as 32 bits.

TESTBENCH



The file "test_inpu.tv" holds 10 instructions. (See the red arrow).

If you want to test your instructions you can change the file name int the specific line which is showed with the red arrow or you can change the content of the file "test_inpu.tv"".(PS: your number of instruction should be 10 for this test bench.)

If you want to change the content of registers you can change the file "register.mem" with your file or you can change the content of the file "register.mem". (See the green arrow).


After instructions are called, contents of some registers will be change and these changes will be wrote to the file "reg_chng.mem".

Test Result:

```
VSIM 6> step -current
 opcode = 000000, rs = 10000, rt = 10001, rd = 10001, shamt = 00000, funct = 100000 ,index== 1
 $rt
       opcode = 000000, rs = 10100, rt = 10101, rd = 10011, shamt = 00000, funct = 100001 ,index== 2
 $rs
      Srt
 opcode = 000000, rs = 01001, rt = 01010, rd = 01101, shamt = 00000, funct = 100111 ,index==
 result =
       11111111111111111111110000000011111
       00000000000000000000000011110000
 $rs
       0000000000000000000111100000000
 $rt
 opcode =
       000000, rs = 01000, rt = 01001, rd = 01010, shamt = 00000, funct = 100101 ,index==
       0000000000000000000000001111111
 result =
       00000000000000000000000000001111
 Srs
 $rt
       00000000000000000000000011110000
 opcode = 000000, rs = 10110, rt = 10111, rd = 01111, shamt = 00000, funct = 101011 ,index==
 Srs
 Srt
       000000000000000000000000000010111
 opcode = 000000, rs = 00000, rt = 10100, rd = 10000, shamt = 00010, funct = 000000 ,index== 6
 result =
       $rs
 $rt
       opcode =
       000000, rs = 00000, rt = 10000, rd = 10000, shamt = 00011, funct = 000010 ,index==
 000000000000000000000000001010000
 $rs
 $rt
      = 11111111111111111111111111111100011
 opcode = 000000, rs = 10000, rt = 10001, rd = 11000, shamt = 00000, funct = 100010 ,index==
 result = 11111111111111111111111111111101001
 $rs
       $rt
 opcode = 000000, rs = 10110, rt = 01000, rd = 11001, shamt = 00000, funct = 100011 ,index==
       0000000000000000000000000000111
 result =
 $rs
       $rt
       00000000000000000000000000001111
 opcode = 000000, rs = 10101, rt = 01110, rd = 01000, shamt = 00000, funct = 100100 ,index== 10
 Srs
 Srt
      10 tests completed.
 ** Note: Sfinish

    C+/Hsers/sevai/Deskton/151044076/worksnace/mins32 testhench v/521
```

reg_chng.mem



PS: The destination register of the 6. instruction and the 7. instruction is the same, So This register holds the result of the 7. instruction because the 7. instruction executes after the 6. instruction.