Experiment 5

Decoders, BCD Addition, Comparators, Multiplexers and a Multiplier

Student Seyed Kiarash Eshraghi Naeini (403101383)
Semester Fall 2025 session: 7–8 December 2025
Platform Zynq-7010 (XC7Z010-CLG400-1), 50 MHz clock, Vivado 2019.1

Summary

This experiment implements a set of standard combinational building blocks on the FPGA: a 3-to-8 decoder, a one-digit BCD adder with input validation, 4-bit magnitude comparators (once behaviourally and once from the status flags of a subtractor), an 8-to-1 multiplexer and a 4×4 multiplier. Because all designs have at most eight inputs, each was verified *exhaustively* for this report. This found one error in the flag-based signed comparator (28 of 256 input pairs) and a declaration error that disconnected the buttons in the second bonus design; both are analysed and corrected below. Code: https://github.com/seyedkiarash/seyedkiarash.github.io/tree/main/labs/logic-circuits-lab/lab05-decoders-comparators.

Inputs and outputs follow the extension board: the operands are `A = DIP[3:0]` and `B = DIP[7:4]`; results appear on `LED[9:0]` and the seven-segment display; the four board push buttons are *active-low* and are inverted in the designs.

1 Part 1 – 3-to-8 decoder

Each output is the minterm of the 3-bit input, e.g. $\text{show}_5 = n_2\,\overline{n_1}\,n_0$, so exactly one of `LED[7:0]` is lit – the one selected by `DIP[2:0]`. Exhaustive test: all 256 DIP settings give the correct one-hot output.

2 Part 2 – BCD adder

2.1 Design

The two digits are added by a 4-bit ripple-carry adder (four full adders built from half adders). The binary sum S (0–18) is then converted to BCD:

- if the adder produced a carry ($S \geq 16$): tens = 1, units = $(16 + S_{3:0}) - 10$;
- else if $S \geq 10$: tens = 1, units = $S - 10$;
- otherwise tens = 0, units = S.

Subtracting 10 from a 5-bit value is equivalent to the familiar "add 6 and drop the carry" correction. A helper `check10` flags operands that are not BCD digits, $A \geq 10 \iff A_3(A_2 + A_1)$; an invalid input shows `E`, and if both are invalid a second digit shows `E` as well. The units digit is shown on the display and the tens on `LED[0]` (Fig. 1).



3 + 4 = 7 | 8 + 7 = 15 (LED0 = tens) | both inputs invalid

Figure 1. BCD adder output for three inputs.

2.2 Verification

All 256 input pairs: the 100 valid digit pairs give the correct units digit and tens LED, and the 156 pairs with an invalid digit show `E` on one or two digits as specified. 0 errors.

3 Part 3 – 4-bit comparators

Three outputs are produced: $A > B$ unsigned (`LED[0]`), $A > B$ signed in two's complement (`LED[1]`) and $A = B$ (`LED[2]`).

3.1 3a – Behavioural description

The unsigned and equality tests use the Verilog operators. The signed test first compares the sign bits – if they differ, the non-negative operand is larger – and otherwise compares the remaining three bits, which order two's-complement numbers of equal sign correctly. All 256 pairs: 0 errors.

3.2 3b – Comparison from subtractor flags

The second version computes $A - B = A + \overline{B} + 1$ with the adder and derives the comparisons from the flags Z (zero), C (carry, i.e. no borrow), N (sign of the result) and V (overflow):

$$A > B \text{ (unsigned)} = C\,\overline{Z}, \qquad A > B \text{ (signed)} = \overline{Z}\,\overline{(N \oplus V)}, \qquad A = B = Z.$$

Finding. The submitted design computed V with the overflow formula of an *addition* of A and B, $V = A_3 B_3 \overline{S_3} + \overline{A_3}\,\overline{B_3} S_3$, although the adder actually adds A and $\overline{B}$. Its signed output was also built from a different expression,

$$N\,\overline{(N \oplus V)}\,\overline{V} \;+\; \overline{N}\,C\,\overline{Z} \;+\; \overline{A_3}\,B_3,$$

whose first term is always 0. Exhaustive simulation of the submitted code gave the wrong answer for **28 of the 256** pairs – exactly the pairs with $A < 0 < B$ whose difference underflows, $A - B < -8$ (e.g. $A = -8$, $B = 1$ was reported as "greater"). The corrected design uses the subtraction overflow $V = A_3 \overline{B_3}\,\overline{S_3} + \overline{A_3} B_3 S_3$ and the standard condition above; it now matches the behavioural comparator on all 256 pairs.

4 Part 4 – 8-to-1 multiplexer

The DIP switches are the eight data inputs and the inverted buttons `button[2:0]` the select code; the selected bit is shown on `LED[0]`. The submitted version described the selection with a chain of `if…else if` statements; it is written here as `assign f = A[s]`, which is equivalent and cannot infer a latch. Exhaustive test: 256 data words × 8 select codes, 0 errors.

5 Bonus 1 – 4×4 combinational multiplier

The product is formed by shift-and-add: for every bit $B_i = 1$ the partial product $A \cdot 2^i$ is added, $P = \sum_i B_i\,(A \ll i)$, giving an 8-bit result (maximum $15 \times 15 = 225$) on `LED[7:0]`. All 256 products are correct. Synthesis maps the four conditional additions to 23 LUTs and carry logic.

6 Bonus 2 – Logic from multiplexers

6.1 Design

The circuit uses only 8-to-1 multiplexers: two take the DIP switches as a programmable truth table (f_1, f_2, with f_1 feeding the select of the second), and two use the constant `10010110` – the truth table of a three-input XOR. The outputs are $\text{LED}_0 = \overline{f_2}$, $\text{LED}_1 = \overline{a_1}\,\overline{a_2}$ and $\text{LED}_2 = (a_1 + a_2) f_2$.

6.2 Finding and open question

In the submitted code the select buses were declared without a width, `wire s1 = {nb[2], nb[0], Cin};`. In Verilog this declares a *1-bit* wire, so only the last element of each concatenation was kept: the select inputs became constants and the outputs no longer depended on the buttons. The Vivado report confirms it – the whole design was implemented in **3 LUTs**. The cleaned version declares `wire [2:0] s1, s2;` simulation now shows the outputs responding to the buttons for every DIP setting, and `LED[1]` implements the equality of the two 2-bit operands $\{n_2, n_0\}$ and $\{n_3, n_1\}$ for the DIP settings that make $f_1 = 0$.

The structure (difference bits from XOR multiplexers, a carry from programmable multiplexers, outputs $\overline{C}$, Z, $\overline{Z}C$) suggests a 2-bit comparator built like the subtractor of Part 3b. An exhaustive search over all 256 DIP settings and operand pairings found no setting for which the corrected circuit is a complete $<, =, >$ comparator, because the carry multiplexers pair the operand bits differently from the XOR multiplexers. The intended specification should be confirmed before this part is finalised.

7 Implementation results

Table 1. Resources after synthesis (Yosys, Xilinx 7-series mapping) and the Vivado report of Bonus 2.

Design	LUTs	Note
Part 1 – 3-to-8 decoder	8	
Part 2 – BCD adder	20	
Part 3a / 3b – comparators	10 / 10	
Part 4 – 8-to-1 multiplexer	3	
Bonus 1 – multiplier	23	
Bonus 2 – corrected	15	submitted version in Vivado: 3 LUTs

8 Verification summary

Testbench	What is checked (exhaustive)	Result
`tb_part1`	256 DIP settings, one-hot output	**PASS**
`tb_part2`	100 valid digit pairs, 156 invalid inputs	**PASS**
`tb_part3`	256 pairs × 3 comparisons	**PASS**
`tb_part52`	256 pairs × 3 comparisons (corrected flags)	**PASS**
`tb_part4`	256 data words × 8 select codes	**PASS**
`tb_multiplier`	all 256 products	**PASS**
`tb_bonus2`	outputs respond to the buttons (256 DIP settings)	**PASS**

9 Conclusion

The standard combinational blocks map to a handful of LUTs each. Comparing two implementations of the same function – behavioural and flag-based – and testing them exhaustively was decisive: the flag-based signed comparison is correct only with the overflow flag of the operation actually performed, and the only failing inputs were the 28 overflow cases. The bonus design shows how an undeclared vector width silently changes a circuit, something the synthesis resource count makes visible.