
Part 3 simulation (scan divider shortened to 2 cycles)
clk
scan_clk
state
dig[3:0]
number
2 3 0 1 2 3 0 1 2 3
0010 0001 1000 0100 0010 0001 1000 0100 0010 0001
3 4 1 2 3 4 1 2 3 4
100 200 300 400 500 600 700 800 900
time (ns)